

# S6A0065

## 40 CH SEGMENT/COMMON DRIVER FOR DOT MATRIX LCD

June. 2001.

Ver. 0.0

Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written permission of LCD Driver IC Team.

### **Precautions for Light**

Light has characteristics to move electrons in the integrated circuitry of semiconductors, therefore may change the characteristics of semiconductor devices when irradiated with light. Consequently, the users of the packages which may expose chips to external light such as COB, COG, TCP and COF must consider effective methods to block out light from reaching the IC on all parts of the surface area, the top, bottom and the sides of the chip. Follow the precautions below when using the products.

1. Consider and verify the protection of penetrating light to the IC at substrate (board or glass) or product design stage.
2. Always test and inspect products under the environment with no penetration of light.

| S6A0065 Specification Revision History |          |      |
|--|----------|------|
| Version                                | Content  | Date |
| 0.0                                    | Original |      |

## CONTENTS

|                                  |    |
|----------------------------------|----|
| INTRODUCTION .....               | 1  |
| FUNCTION .....                   | 1  |
| FEATURES .....                   | 1  |
| BLOCK DIAGRAM .....              | 2  |
| PIN CONFIGURATION.....           | 3  |
| PAD DIAGRAM.....                 | 4  |
| PAD CENTER COORDINATES .....     | 5  |
| PIN DESCRIPTION .....            | 6  |
| MAXIMUM ABSOLUTE LIMIT .....     | 7  |
| ELECTRICAL CHARACTERISTICS ..... | 7  |
| TIMING CHARACTERISTICS .....     | 9  |
| FUNCTIONAL DESCRIPTION .....     | 9  |
| LCD OUTPUT WAVEFORMS .....       | 11 |
| APPLICATION CIRCUIT.....         | 12 |



## INTRODUCTION

The S6A0065 is a LCD driver IC which is fabricated by low power CMOS technology. Basically this IC consists of 20 x 2 bit bi-directional shift register, 20 x 2 bit data latch and 20 x 2 bit driver. (refer to Fig 1) This IC can be used as common or segment driver.

## FUNCTION

- Dot matrix LCD driver with 40 channel output.
- Selects function to use common/segment drivers simultaneously.
- Input/Output signal
  - Output: 20 x 2 channel waveform for LCD driving
  - Input: Serial display data and control signal from the controller LSI.  
Bias voltage (V1-V6)

## FEATURES

- Display driving bias: static - 1/5
- Power supply voltage: 2.7- 5.5V
- Supply voltage for display: 3.0 - 13.0V ( $V_{LCD} = V_{DD} - V_{EE}$ )
- Interface

| Driver (cascade connection) | Controller                    |
|-----------------------------|-------------------------------|
| Other S6A0065, S6A2067      | S6A0069<br>S6A0070<br>S6A0073 |

- CMOS Process
- 64QFP and bare chip available

## BLOCK DIAGRAM




Figure 1. S6A0065 Functional Block Diagram

## PIN CONFIGURATION





Figure 2. 60 QFP Top View

**PAD DIAGRAM**

**NOTE:** (0,0) is center in the chip

## PAD CENTER COORDINATES

| Pad Number | Pad Name | Coordinate |        | Pad Number | Pad Name | Coordinate |        |
|------------|----------|------------|--------|------------|----------|------------|--------|
|            |          | X          | Y      |            |          | X          | Y      |
| 1          | VEE      | -1120.2    | -642.5 | 31         | SC28     | 1117.5     | 865.2  |
| 2          | CL1      | -1062.5    | -865.2 | 32         | SC27     | 992.5      | 865.2  |
| 3          | CL2      | -937.5     | -865.2 | 33         | SC26     | 867.5      | 865.2  |
| 4          | VSS      | -812.5     | -865.2 | 34         | SC25     | 742.5      | 865.2  |
| 5          | DL1      | -687.5     | -865.2 | 35         | SC24     | 617.5      | 865.2  |
| 6          | DR1      | -562.5     | -865.2 | 36         | SC23     | 492.5      | 865.2  |
| 7          | DL2      | -437.5     | -865.2 | 37         | SC22     | 367.5      | 865.2  |
| 8          | DR2      | -312.5     | -865.2 | 38         | SC21     | 242.5      | 865.2  |
| 9          | M        | -187.5     | -865.2 | 39         | SC20     | 117.5      | 865.2  |
| 10         | SHL1     | -62.5      | -865.2 | 40         | SC19     | -7.5       | 865.2  |
| 11         | SHL2     | 62.5       | -865.2 | 41         | SC18     | -132.5     | 865.2  |
| 12         | FCS      | 187.5      | -865.2 | 42         | SC17     | -257.5     | 865.2  |
| 13         | V1       | 332.5      | -865.2 | 43         | SC16     | -382.5     | 865.2  |
| 14         | V2       | 457.5      | -865.2 | 44         | SC15     | -507.5     | 865.2  |
| 15         | V3       | 582.5      | -865.2 | 45         | SC14     | -632.5     | 865.2  |
| 16         | V4       | 707.5      | -865.2 | 46         | SC13     | -757.5     | 865.2  |
| 17         | V5       | 832.5      | -865.2 | 47         | SC12     | -882.5     | 865.2  |
| 18         | V6       | 957.5      | -865.2 | 48         | SC9      | -1120.2    | 857.2  |
| 19         | SC40     | 1082.5     | -865.2 | 49         | SC10     | -1120.2    | 732.5  |
| 20         | SC39     | 1120.2     | -627.5 | 50         | SC11     | -1120.2    | 607.5  |
| 21         | SC38     | 1120.2     | -502.5 | 51         | SC8      | -1120.2    | 482.5  |
| 22         | SC37     | 1120.2     | -377.5 | 52         | SC7      | -1120.2    | 357.5  |
| 23         | SC36     | 1120.2     | -252.5 | 53         | VDD      | -1120.2    | 232.5  |
| 24         | SC35     | 1120.2     | -127.5 | 54         | SC6      | -1120.2    | 107.5  |
| 25         | SC30     | 1120.2     | -2.5   | 55         | SC5      | -1120.2    | -17.5  |
| 26         | SC31     | 1120.2     | 122.5  | 56         | SC4      | -1120.2    | -142.5 |
| 27         | SC32     | 1120.2     | 247.5  | 57         | SC3      | -1120.2    | -267.5 |
| 28         | SC33     | 1120.2     | 372.5  | 58         | SC2      | -1120.2    | -392.5 |
| 29         | SC34     | 1120.2     | 497.5  | 59         | SC1      | -1120.2    | -517.5 |
| 30         | SC29     | 1120.2     | 622.5  |            |          |            |        |

## PIN DESCRIPTION

| Pin (No.)         | I/O      | Name  | Description                                     | Interface  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
|-------------------|----------|---|---|--|-----------------------|-----|-----|----------|------------|----|----------|-------------|-------------|----------------------|----------|--|--|---|----------|-------------|-------------|-----------|----------|--|
| $V_{DD}(24)$      | Power    | Operating Voltage   | For logical circuit (2.7 to 5.5V)               | Power Supply   |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| $GND(34)$         |          |   | 0V (GND)  |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| $V_{EE}(31)$      |          | Negative Supply Voltage   | For LCD driver circuit                          |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| V1, V2 (44,45)    | I        | Bias Voltage  | Bias voltage level for LCD drive (select level) | Power  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| SC1 to SC20       | O        | Part 1  | LCD driver                                      | LCD  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| V3, V4 (46, 47)   | I        |   | Bias Voltage                                    | Bias voltage level for LCD drive (non-select level)  | Power                 |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| SHL1(41)          | I        |   | Data interface                                  | Selection of the shift direction of Part 1 shift register<br><table border="1"> <tr> <th>SHL1</th> <th>DL1</th> <th>DR1</th> </tr> <tr> <td><math>V_{DD}</math></td> <td>out</td> <td>in</td> </tr> <tr> <td><math>V_{SS}</math></td> <td>in</td> <td>out</td> </tr> </table>  | SHL1                  | DL1 | DR1 | $V_{DD}$ | out        | in | $V_{SS}$ | in          | out         | $V_{DD}$ or $V_{SS}$ |          |  |  |   |          |             |             |           |          |  |
| SHL1              | DL1      | DR1   |   |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| $V_{DD}$          | out      | in  |   |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| $V_{SS}$          | in       | out   |   |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| DL1, DR1 (35, 36) | I/O      | Part 2  | LCD driver                                      | Data input/output of Part 1 shift register   | Controller or S6A0065 |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| SC21 to SC40      | O        |   |   | LCD driver output  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| V5, V6 (48, 49)   | I        |   | Bias Voltage                                    | Bias voltage level for LCD drive (non-select level)  | Power                 |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| SHL2(42)          | I        |   | Data interface                                  | Selection of the shift direction of Part 2 shift register<br><table border="1"> <tr> <th>SHL2</th> <th>DL2</th> <th>DR2</th> </tr> <tr> <td><math>V_{DD}</math></td> <td>out</td> <td>in</td> </tr> <tr> <td><math>V_{SS}</math></td> <td>in</td> <td>out</td> </tr> </table>  | SHL2                  | DL2 | DR2 | $V_{DD}$ | out        | in | $V_{SS}$ | in          | out         | $V_{DD}$ or $V_{SS}$ |          |  |  |   |          |             |             |           |          |  |
| SHL2              | DL2      | DR2   |   |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| $V_{DD}$          | out      | in  |   |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| $V_{SS}$          | in       | out   |   |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| DL2,DR2 (37, 38)  | I/O      |   |   | Data input/output of Part 2 shift register   | Controller or S6A0065 |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| M (40)            | I        |   |   | <table border="1"> <tr> <th>PART</th> <th>FCS</th> <th>CL1</th> <th>CL2</th> <th>M polarity</th> </tr> <tr> <td rowspan="2">1</td> <td><math>V_{SS}</math></td> <td>latch clock</td> <td>shift clock</td> <td rowspan="2">M</td> </tr> <tr> <td><math>V_{DD}</math></td> <td></td> <td></td> </tr> <tr> <td rowspan="2">2</td> <td><math>V_{SS}</math></td> <td>latch clock</td> <td>shift clock</td> <td rowspan="2"><math>\bar{M}</math></td> </tr> <tr> <td><math>V_{DD}</math></td> <td></td> <td></td> </tr> </table> | PART                  | FCS | CL1 | CL2      | M polarity | 1  | $V_{SS}$ | latch clock | shift clock | M                    | $V_{DD}$ |  |  | 2 | $V_{SS}$ | latch clock | shift clock | $\bar{M}$ | $V_{DD}$ |  |
| PART              | FCS      | CL1   | CL2   | M polarity   |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| 1                 | $V_{SS}$ | latch clock   | shift clock                                     | M  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
|                   | $V_{DD}$ |   |   |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| 2                 | $V_{SS}$ | latch clock   | shift clock                                     | $\bar{M}$  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
|                   | $V_{DD}$ |   |   |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| CL1,CL2 (32,33)   | I        | Shift/latch clock of display data and polarity of M signal are changed by FCS signal.<br>By setting FCS to $V_{DD}$ level, user can select the function that use Part 1 as segment driver and Part 2 as common driver simultaneously. |   |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| FCS(43)           | I        | Mode selection  | No connection pin                               |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |
| NC(39)            |          |   |   |  |                       |     |     |          |            |    |          |             |             |                      |          |  |  |   |          |             |             |           |          |  |

## MAXIMUM ABSOLUTE LIMIT

( $T_A = 25^\circ\text{C}$ )

| Characteristic                  | Symbol    | Value                             | Unit             |
|---------------------------------|-----------|-----------------------------------|------------------|
| Operating Voltage               | $V_{DD}$  | - 0.3 to + 7.0                    | V                |
| Driver Supply Voltage           | $V_{LCD}$ | $V_{DD} - 15.0$ to $V_{DD} + 0.3$ | V                |
| Input Voltage 1                 | $V_{IN1}$ | - 0.3 to $V_{DD} + 0.3$           | V                |
| Input Voltage 2 ( $V_1 - V_6$ ) | $V_{IN2}$ | $V_{DD} + 0.3$ to $V_{EE} - 0.3$  | V                |
| Operating Temperature           | $T_{OPR}$ | - 30 to + 85                      | $^\circ\text{C}$ |
| Storage Temperature             | $T_{SRG}$ | - 55 to + 125                     | $^\circ\text{C}$ |

\*Voltage greater than above may damage the circuit

\*  $V_{EE}$ : connect a protection resistor ( $220\Omega \pm 5\%$ )

## ELECTRICAL CHARACTERISTICS

### DC Characteristics

( $V_{DD} = 2.7 - 5.5\text{V}$ ,  $V_{DD}-V_{EE} = 3 - 13\text{V}$ ,  $V_{SS} = 0\text{V}$ ,  $T_A = -30 - +85^\circ\text{C}$ )

| Characteristic        | Symbol    | Test condition   | Min          | Max          | Unit          | Applicable pin                                       |
|-----------------------|-----------|--|--------------|--------------|---------------|--|
| Operating Current *   | $I_{DD}$  | $f_{CL2} = 400\text{kHz}$                                  | —            | 1            | mA            | —  |
| Supply Current *      | $I_{EE}$  | $f_{CL1} = 1\text{kHz}$                                    | —            | 10           | $\mu\text{A}$ |  |
| Input High Voltage    | $V_{IH}$  | —  | 0.7 $V_{DD}$ | $V_{DD}$     | V             | CL1, CL2, DL1, DL2<br>DR1, DR2, SHL1, SHL2<br>M, FCS |
| Input Low Voltage     | $V_{IL}$  |  | 0            | 0.3 $V_{DD}$ |               |  |
| Input Leakage Current | $I_{LKG}$ | $V_{IN} = 0 - V_{DD}$                                      | -5           | 5            | $\mu\text{A}$ | M, FCS   |
| Output High Voltage   | $V_{OH}$  | $I_{OH} = -0.4\text{mA}$                                   | $V_{DD}-0.4$ | —            | V             | DL1, DL2, DR1, DR2<br>V(V1-V6)-SC(SC 1-SC40)         |
| Output Low Voltage    | $V_{OL}$  | $I_{OL} = +0.4\text{mA}$                                   | —            | 0.4          |               |  |
| Voltage Descending    | $V_{D1}$  | $I_{ON} = 0.1\text{mA}$ for one of SC1 – SC40              | —            | 1.1          |               |  |
|                       | $V_{D2}$  | $I_{ON} = 0.05\text{mA}$ for each SC1 – SC40               | —            | 1.5          |               |  |
| Leakage Current       | $I_V$     | $V_{IN} = V_{DD} - V_{EE}$<br>(Output SC1-SC40 : floating) | -10          | 10           | $\mu\text{A}$ | V1-V6  |

**AC Characteristics**(V<sub>DD</sub> = 2.7 to 5.5V, V<sub>DD</sub>-V<sub>EE</sub> = 3 to 13V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -30 to +85 °C)

| <b>Characteristic</b>  | <b>Symbol</b>                | <b>Test condition</b> | <b>Min</b> | <b>Max</b> | <b>Unit</b> | <b>Applicable pin</b> |
|------------------------|------------------------------|-----------------------|------------|------------|-------------|-----------------------|
| Data Shift Frequency   | f <sub>CL</sub>              | —                     | —          | 400        | kHz         | CL2                   |
| Clock High Level Width | t <sub>WCKH</sub>            | —                     | 800        | —          | ns          | CL1, CL2              |
| Clock Low Level Width  | t <sub>WCKL</sub>            | —                     | 800        | —          |             | CL2                   |
| Clock Set-up Time      | t <sub>SL</sub>              | from CL2 to CL1       | 500        | —          |             | CL1, CL2              |
|                        | t <sub>LS</sub>              | from CL1 to CL2       | 500        | —          |             |                       |
| Clock Rise/Fall Time   | t <sub>R/t<sub>F</sub></sub> | —                     | —          | 200        |             |                       |
| Data Set-up Time       | t <sub>SU</sub>              | —                     | 300        | —          |             | DL1, DL2, DR1,        |
| Data Hold Time         | t <sub>DH</sub>              | —                     | 300        | —          |             | DR2, FLM              |
| Data Delay Time        | t <sub>D</sub>               | C <sub>L</sub> = 15pF | —          | 500        |             | DL1, DL2,<br>DR1, DR2 |

**NOTE:** Input/Output current is excluded; When input is at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply. To avoid this, input level must be fixed at "H" or "L".

## TIMING CHARACTERISTICS




Figure 3. AC characteristics

## FUNCTIONAL DESCRIPTION

### 1) To Drive Segment Type

When the FCS is connected to  $V_{SS}$ , S6A0065 (SC1-SC40) is operated as segment driver (refer to Figure 4).




Figure 4. Segment Data Waveform

## 2) To Drive Common Type

When the FCS is connected to  $V_{DD}$ , only part2 (SC21-SC40) of S6A0065 is operated as common driver (refer to Figure 5).




Figure 5. Common Data Waveforms

## LCD OUTPUT WAVEFORMS





Figure 6. Output Waveforms


**NOTE:** To use for same function of part 1 and part 2, V3 and V5, V4 and V6 of power supply for LCD drive are short circuited respectively.

## APPLICATION CIRCUIT


### 1) Segment Driver



### 2) Common Driver



### 3) Segment/Common Driver



## NOTES