

**32M X 64 Bits (256MB) 200-Pin DDR SDRAM SO-DIMM (PC2100)****FEATURES**

- PC2100 Compliant  
(PC266B 133MHz—7.5ns@CL=2.5)
- 200-Pin SO-DIMM form factor
- Auto and self refresh capability  
(8192cycles/64ms refresh)
- SSTL\_2 compatible inputs and outputs
- +2.5V  $\pm$  0.2V V<sub>DD</sub>
- DDR architecture: Two data accesses per clock cycle, differential clock inputs (CK0 and /CK0), and bi-directional data strobe (DQS)
- Four internal banks for concurrent operation
- Auto Precharge option for each burst access
- Burst lengths: 2, 4, 8
- All inputs are sampled at the positive going edge of the system clock; data referenced to both edges of DQS
- Serial Presence Detect with EEPROM

**GENERAL DESCRIPTION**

The SimpleTech SL64A8F32M8L-A75EW is a 32M x 64 bits Double Data Rate (DDR) Synchronous Dynamic RAM (SDRAM) Small-Outline Dual In-line Memory Module (SO-DIMM).

The module consists of eight CMOS 8M x 8 bits x 4 banks DDR SDRAMs in 66-pin 400-mil TSOP II packages mounted on a 200-pin glass epoxy substrate.

A serial EEPROM using the two pin I<sup>2</sup>C protocol is also mounted to provide for the Serial Presence Detects (SPD). Decoupling capacitors of 0.22 $\mu$ F are mounted. Damping resistors are mounted for DQ, DQS, and DM signals.


The module has gold edge connections and is intended for mounting into 200-pin SO-DIMM edge connector sockets keyed for 2.5V.

**ORDERING INFORMATION**

| Part Number        | CL  | MHz | Bandwidth |
|--------------------|-----|-----|-----------|
| SL64A8F32M8L-A75EW | 2.5 | 133 | 2.1 GB/s  |

**PACKAGE DIMENSIONS****Module Dimensions**

Units are in inches (millimeters). Tolerances are  $\pm 0.005$  ( $\pm 0.127$ ) unless otherwise specified.



922


**PIN CONFIGURATION** (\*=Not Used; /=Active Low)**Pinout**

| Pin | Front            | Pin | Back                               | Pin | Front              | Pin | Back                                 | Pin | Front                | Pin | Back                               | Pin | Front            | Pin | Back                               |
|-----|------------------|-----|------------------------------------|-----|--------------------|-----|--------------------------------------|-----|----------------------|-----|------------------------------------|-----|------------------|-----|------------------------------------|
| 1   | VREF             | 2   | VREF                               | 51  | VSS                | 52  | VSS                                  | 101 | A <sub>9</sub>       | 102 | A <sub>8</sub>                     | 151 | DQ <sub>42</sub> | 152 | DQ <sub>46</sub>                   |
| 3   | VSS              | 4   | VSS                                | 53  | DQ <sub>19</sub>   | 54  | DQ <sub>23</sub>                     | 103 | VSS                  | 104 | VSS                                | 153 | DQ <sub>43</sub> | 154 | DQ <sub>47</sub>                   |
| 5   | DQ <sub>0</sub>  | 6   | DQ <sub>4</sub>                    | 55  | DQ <sub>24</sub>   | 56  | DQ <sub>28</sub>                     | 105 | A <sub>7</sub>       | 106 | A <sub>6</sub>                     | 155 | VDD              | 156 | VDD                                |
| 7   | DQ <sub>1</sub>  | 8   | DQ <sub>5</sub>                    | 57  | VDD                | 58  | VDD                                  | 107 | A <sub>5</sub>       | 108 | A <sub>4</sub>                     | 157 | VDD              | 158 | /CK <sub>1</sub> *                 |
| 9   | VDD              | 10  | VDD                                | 59  | DQ <sub>25</sub>   | 60  | DQ <sub>29</sub>                     | 109 | A <sub>3</sub>       | 110 | A <sub>2</sub>                     | 159 | VSS              | 160 | CK <sub>1</sub> *                  |
| 11  | DQS <sub>0</sub> | 12  | DM <sub>0</sub> \DQS <sub>9</sub>  | 61  | DQS <sub>3</sub>   | 62  | DM <sub>3</sub> \DQS <sub>12</sub>   | 111 | A <sub>1</sub>       | 112 | A <sub>0</sub>                     | 161 | VSS              | 162 | VSS                                |
| 13  | DQ <sub>2</sub>  | 14  | DQ <sub>6</sub>                    | 63  | VSS                | 64  | VSS                                  | 113 | VDD                  | 114 | VDD                                | 163 | DQ <sub>48</sub> | 164 | DQ <sub>52</sub>                   |
| 15  | VSS              | 16  | VSS                                | 65  | DQ <sub>26</sub>   | 66  | DQ <sub>30</sub>                     | 115 | A <sub>10</sub> \AP  | 116 | BA <sub>1</sub>                    | 165 | DQ <sub>49</sub> | 166 | DQ <sub>53</sub>                   |
| 17  | DQ <sub>3</sub>  | 18  | DQ <sub>7</sub>                    | 67  | DQ <sub>27</sub>   | 68  | DQ <sub>31</sub>                     | 117 | BA <sub>0</sub>      | 118 | /RAS                               | 167 | VDD              | 168 | VDD                                |
| 19  | DQ <sub>8</sub>  | 20  | DQ <sub>12</sub>                   | 69  | VDD                | 70  | VDD                                  | 119 | /WE                  | 120 | /CAS                               | 169 | DQS <sub>6</sub> | 170 | DM <sub>6</sub> \DQS <sub>15</sub> |
| 21  | VDD              | 22  | VDD                                | 71  | CB <sub>0</sub> *  | 72  | CB <sub>4</sub> *                    | 121 | /S <sub>0</sub>      | 122 | /S <sub>1</sub> *                  | 171 | DQ <sub>50</sub> | 172 | DQ <sub>54</sub>                   |
| 23  | DQ <sub>9</sub>  | 24  | DQ <sub>13</sub>                   | 73  | CB <sub>1</sub> *  | 74  | CB <sub>5</sub> *                    | 123 | DU(A <sub>13</sub> ) | 124 | DU(BA <sub>2</sub> )               | 173 | VSS              | 174 | VSS                                |
| 25  | DQS <sub>1</sub> | 26  | DM <sub>1</sub> \DQS <sub>10</sub> | 75  | VSS                | 76  | VSS                                  | 125 | VSS                  | 126 | VSS                                | 175 | DQ <sub>51</sub> | 176 | DQ <sub>55</sub>                   |
| 27  | VSS              | 28  | VSS                                | 77  | DQS <sub>8</sub> * | 78  | DM <sub>8</sub> \DQS <sub>17</sub> * | 127 | DQ <sub>32</sub>     | 128 | DQ <sub>36</sub>                   | 177 | DQ <sub>56</sub> | 178 | DQ <sub>60</sub>                   |
| 29  | DQ <sub>10</sub> | 30  | DQ <sub>14</sub>                   | 79  | CB <sub>2</sub> *  | 80  | CB <sub>6</sub> *                    | 129 | DQ <sub>33</sub>     | 130 | DQ <sub>37</sub>                   | 179 | VDD              | 180 | VDD                                |
| 31  | DQ <sub>11</sub> | 32  | DQ <sub>15</sub>                   | 81  | VDD                | 82  | VDD                                  | 131 | VDD                  | 132 | VDD                                | 181 | DQ <sub>57</sub> | 182 | DQ <sub>61</sub>                   |
| 33  | VDD              | 34  | VDD                                | 83  | CB <sub>3</sub> *  | 84  | CB <sub>7</sub> *                    | 133 | DQS <sub>4</sub>     | 134 | DM <sub>4</sub> \DQS <sub>13</sub> | 183 | DQS <sub>7</sub> | 184 | DM <sub>7</sub> \DQS <sub>16</sub> |
| 35  | CK <sub>0</sub>  | 36  | VDD                                | 85  | DU                 | 86  | DU(/RESET)                           | 135 | DQ <sub>34</sub>     | 136 | DQ <sub>38</sub>                   | 185 | VSS              | 186 | VSS                                |
| 37  | /CK <sub>0</sub> | 38  | VSS                                | 87  | VSS                | 88  | VSS                                  | 137 | VSS                  | 138 | VSS                                | 187 | DQ <sub>58</sub> | 188 | DQ <sub>62</sub>                   |
| 39  | VSS              | 40  | VSS                                | 89  | CK <sub>2</sub> *  | 90  | VSS                                  | 139 | DQ <sub>35</sub>     | 140 | DQ <sub>39</sub>                   | 189 | DQ <sub>59</sub> | 190 | DQ <sub>63</sub>                   |
| 41  | DQ <sub>16</sub> | 42  | DQ <sub>20</sub>                   | 91  | /CK <sub>2</sub> * | 92  | VDD                                  | 141 | DQ <sub>40</sub>     | 142 | DQ <sub>44</sub>                   | 191 | VDD              | 192 | VDD                                |
| 43  | DQ <sub>17</sub> | 44  | DQ <sub>21</sub>                   | 93  | VDD                | 94  | VDD                                  | 143 | VDD                  | 144 | VDD                                | 193 | SDA              | 194 | SA <sub>0</sub>                    |
| 45  | VDD              | 46  | VDD                                | 95  | CKE <sub>1</sub> * | 96  | CKE <sub>0</sub>                     | 145 | DQ <sub>41</sub>     | 146 | DQ <sub>45</sub>                   | 195 | SCL              | 196 | SA <sub>1</sub>                    |
| 47  | DQS <sub>2</sub> | 48  | DM <sub>2</sub> \DQS <sub>11</sub> | 97  | DU                 | 98  | DU                                   | 147 | DQS <sub>5</sub>     | 148 | DM <sub>5</sub> \DQS <sub>14</sub> | 197 | VDDSPD           | 198 | SA <sub>2</sub>                    |
| 49  | DQ <sub>18</sub> | 50  | DQ <sub>22</sub>                   | 99  | A <sub>12</sub> *  | 100 | A <sub>11</sub>                      | 149 | VSS                  | 150 | VSS                                | 199 | VDDID*           | 200 | DU                                 |

**Pin Description**

| Pin Symbol          | Pin Function                | Pin Symbol        | Pin Function                     |
|---------------------|-----------------------------|-------------------|----------------------------------|
| CK(0:2)             | Clock inputs, positive line | DQ(0:63)          | Data input/output                |
| /CK(0:2)            | Clock inputs, negative line | CB(0:7)           | Data check bits input/output     |
| CKE(0:1)            | Clock enables               | DM(0:8)\DQS(9:17) | Low data masks/high data strobes |
| /RAS                | Row address strobe          | DQS(0:8)          | Low data strobes                 |
| /CAS                | Column address strobe       | /RESET            | Register initialization          |
| /WE                 | Write enable                | VDD               | Core power                       |
| /S(0:1)             | Chip selects                | VSS               | Ground                           |
| A(0:9,11:13)        | Address inputs              | VREF              | Input/output reference           |
| A <sub>10</sub> /AP | Address input/Autoprecharge | VDDSPD            | SPD power                        |
| BA(0:2)             | SDRAM bank address          | VDDID             | VDD identification flag          |
| SCL                 | SPD clock input             |                   |                                  |
| SDA                 | SPD data input/output       | DU                | Don't Use                        |
| SA(0:2)             | SPD address                 |                   |                                  |

## FUNCTIONAL BLOCK DIAGRAM



## SERIAL PRESENCE DETECT INFORMATION

Serial PD Interface Protocol: I<sup>2</sup>C; Current sink capability of SDA driver <=3mA; Maximum clock frequency: 100 KHz

| Byte # | Function Described                                             | Function Supported      | Hex Value     |
|--------|----------------------------------------------------------------|-------------------------|---------------|
|        |                                                                | <b>PC266B</b>           | <b>PC266B</b> |
| 0      | # of bytes written into serial memory at module manufacturer   | 128 bytes               | 80h           |
| 1      | Total # of bytes of SPD memory device                          | 256Bytes (2K-bit)       | 08h           |
| 2      | Fundamental memory type                                        | DDR SDRAM               | 07h           |
| 3      | # of row addresses on this assembly                            | 13                      | 0Dh           |
| 4      | # of column addresses on this assembly                         | 10                      | 0Ah           |
| 5      | # of physical banks on this assembly                           | 1 bank                  | 01h           |
| 6      | Data width of this assembly                                    | 64 bits                 | 40h           |
| 7      | ...Data width of this assembly (continued)                     | —                       | 00h           |
| 8      | Voltage interface level of this assembly                       | SSTL 2.5V               | 04h           |
| 9      | SDRAM cycle time at CL=2.5 (t <sub>CYC</sub> )                 | 7.5ns                   | 75h           |
| 10     | SDRAM access time from clock at CL=2.5 (t <sub>AC</sub> )      | 0.75ns                  | 75h           |
| 11     | DIMM configuration type                                        | none                    | 00h           |
| 12     | Refresh rate/type                                              | 7.8μs, Self -refresh    | 82h           |
| 13     | SDRAM width                                                    | 8 bits                  | 08h           |
| 14     | Error Checking SDRAM data width                                | none                    | 00h           |
| 15     | Min. CLK delay for back-to-back rand. col. addr.               | t <sub>CCD</sub> =1 CLK | 01h           |
| 16     | SDRAM device attributes: burst lengths supported               | 2,4,8                   | 0Eh           |
| 17     | SDRAM device attributes: # of banks on SDRAM device            | 4 banks                 | 04h           |
| 18     | SDRAM device attributes: CAS latency                           | CAS latency = 2.0, 2.5  | 0Ch           |
| 19     | SDRAM device attributes: CS latency                            | CS latency = 0          | 01h           |
| 20     | SDRAM device attributes: Write latency                         | Write Latency = 1       | 02h           |
| 21     | SDRAM module attributes                                        | Differential clock      | 24h           |
| 22     | SDRAM device attributes: general                               | V <sub>DD</sub> ±0.2V   | 00h           |
| 23     | Minimum clock cycle time at CL=2 (t <sub>CYC</sub> )           | 10ns                    | A0h           |
| 24     | Max. data access time from clock at CL=2 (t <sub>AC</sub> )    | 0.75ns                  | 75h           |
| 25     | Minimum clock cycle time at CL=1.5 (t <sub>CYC</sub> )         | N/A                     | 00h           |
| 26     | Max. data access time from clock at CL=1.5 (t <sub>AC</sub> )  | N/A                     | 00h           |
| 27     | Minimum row precharge time (t <sub>RP</sub> )                  | 20.0ns                  | 50h           |
| 28     | Minimum row active to row active delay (t <sub>RRD</sub> )     | 15.0ns                  | 3Ch           |
| 29     | Minumum RAS to CAS (t <sub>RCD</sub> )                         | 20.0ns                  | 50h           |
| 30     | Minumum RAS pulse width (t <sub>RAS</sub> )                    | 45ns                    | 2Dh           |
| 31     | Module bank density                                            | 128MB                   | 20h           |
| 32     | Min. command and address signal setup time (t <sub>IS</sub> )  | 0.9ns                   | 90h           |
| 33     | Min. command and address signal hold time (t <sub>IH</sub> )   | 0.9ns                   | 90h           |
| 34     | Min. data/data mask signal input setup time (t <sub>DS</sub> ) | 0.5ns                   | 50h           |
| 35     | Min. data/data mask signal input hold time (t <sub>DH</sub> )  | 0.5ns                   | 50h           |

continued on the next page

| Byte #  | Function Described                                     | Function Supported         | Hex Value     |
|---------|--------------------------------------------------------|----------------------------|---------------|
|         |                                                        | <b>PC266B</b>              | <b>PC266B</b> |
| 36-40   | Superset information (may be used in future)           | no superset                | 00h           |
| 41      | Row cycle time (t <sub>RC</sub> )                      | 65ns                       | 41h           |
| 42      | Auto refresh cycle time (t <sub>RFC</sub> )            | 75ns                       | 4Bh           |
| 43      | Maximum SDRAM device cycle time (t <sub>CK_MAX</sub> ) | 12ns                       | 30h           |
| 44      | DQS-DQ skew (t <sub>DQSQ</sub> )                       | 0.50ns                     | 32h           |
| 45      | SDRAM device data hold skew factor (t <sub>QHS</sub> ) | 0.75ns                     | 75h           |
| 46-61   | Reserved                                               |                            | 00h           |
| 62      | SPD revision                                           | JEDEC 1                    | 00h           |
| 63      | Checksum for bytes 0-62                                | JEDEC calculation          | xxh           |
| 64      | Manufacturer's JEDEC ID code per JEP-106E              | Continuation code          | 7Fh           |
| 65      | Man. JEDEC ID code (continued)                         | SimpleTech's ID            | A8h           |
| 66-71   |                                                        |                            | 00h           |
| 72      | Manufacturing location                                 | SimpleTech USA             | 01h           |
| 73-90   | Manufacturer's part number                             |                            | xxh           |
| 91      | Revision code of PCB                                   | Eng(00),RevA(01),RevB(02)  | 01h           |
| 92      |                                                        |                            | 00h           |
| 93      | Manufacturing date                                     | Year (BCD)                 | yy            |
| 94      |                                                        | Calender Week (BCD)        | ww            |
| 95      | Assembly serial number                                 | Tester number              | ss            |
| 96      |                                                        | Serial number (bits 7-0)   | ss            |
| 97      |                                                        | Serial number (bits 15-8)  | ss            |
| 98      |                                                        | Serial number (bits 23-16) | ss            |
| 99-127  | Manufacturer's specific data                           |                            | xxh           |
| 128-255 |                                                        | Undefined                  | 00h           |