

Micro MINI S1C60N09

4-bit Single Chip Microcomputer



- S1C6200B Core CPU
- Low Voltage and Low Power
- Built-in LCD Driver
- Low Cost Performance

■ DESCRIPTION

The S1C60N09 Series single-chip microcomputer features an S1C6200B CMOS 4-bit CPU as the core. It contains a 1,536 (words) × 12 (bits) ROM, 144 (words) × 4 (bits) RAM, LCD driver, 4-bit input port (K00–K03), 4-bit output port (R00–R03), 8-bit I/O port (P00–P03, P10–P13) and timers.

The S1C60N09 Series is configured as follows, depending on the supply voltage.

S1C60N09: 3.0 V (2.6 to 3.6 V)


S1C60L09: 1.5 V (1.2 to 1.8 V)

■ FEATURES


- Core CPU S1C6200B
- Built-in oscillation circuit..... Crystal 32.768 kHz (Typ.) or CR oscillation circuit 65 kHz (Typ.)
- Instruction set 100 instructions
- ROM capacity 1,536 words × 12 bits
- RAM capacity 144 words × 4 bits
- Input port 4 bits (pull-down resistors are available by mask option)
- Output port 4 bits (clock and buzzer outputs are selectable by mask option)
- I/O port 8 bits
- LCD driver 38 segments × 4, 3 or 2 commons
(1/4, 1/3 or 1/2 duty are selectable by mask option)
- Time base counter 2 systems (clock timer and stopwatch timer) built-in
- Interrupt External: Input port interrupt 1 system
Internal: Timer interrupt 2 systems
- Supply voltage 1.5 V (1.2 to 1.8 V) S1C60L09
3.0 V (2.6 to 3.6 V) S1C60N09
- Current consumption (Typ.) During HALT: 1.0 μA (32 kHz crystal oscillation)
During execution: 3.0 μA (32 kHz crystal oscillation)
- Supply form Die form only

S1C60N09

BLOCK DIAGRAM



PAD LAYOUT



PAD DESCRIPTION

Pad name	Pad No.	I/O	Function
VDD	23	(I)	Power supply terminal (+)
VSS	18	(I)	Power supply terminal (-)
VS1	20	–	Constant voltage output terminal
VL1–3	26–24	–	Power source for LCD
CA, CB	28, 27	–	Booster capacitor connecting terminal
OSC1	22	I	Crystal or CR oscillation input terminal *
OSC2	21	O	Crystal or CR oscillation output terminal *
K00–03	5–2	I	Input port terminal
P00–03	13–10	I/O	I/O port terminal
P10–13	9–6	I/O	I/O port terminal
R00	16	O	Output port terminal (BZ output is selectable *)
R03	17	O	Output port terminal (BZ output is selectable *)
R01	15	O	Output port terminal
R02	14	O	Output port terminal (FOUT output is selectable *)
SEG0–37	33–52, 54–70, 1	O	LCD segment output (DC output is selectable *)
COM0–3	32–29	O	LCD common output terminal (1/4, 1/3 or 1/2 duty are selectable *)
RESET	19	I	Initial reset input terminal
TEST	53	I	Test input terminal

* Can be selected by mask option

OPTION LIST

1. DEVICE TYPE

- ☐ 1. E0C6009 (S1C60N09) LCD 3 V
☐ 2. E0C6009 (S1C60N09) LCD 4.5 V
☐ 3. E0C60L09 (S1C60L09) LCD 3 V
☐ 4. E0C60L09 (S1C60L09) LCD 4.5 V

2. OSC1 SYSTEM CLOCK

- ☐ 1. Crystal
☐ 2. CR

3. MULTIPLE KEY ENTRY RESET

- KEY COMBINATION ☐ 1. Not Use
☐ 2. Use K00, K01
☐ 3. Use K00, K01, K02
☐ 4. Use K00, K01, K02, K03

4. INTERRUPT NOISE REJECTOR K00–K03

- ☐ 1. Use
☐ 2. Not Use

5. INPUT PORT PULL DOWN RESISTOR

- | | | |
|-------------|---|---|
| • K00 | ☐ 1. With Resistor | ☐ 2. Gate Direct |
| • K01 | ☐ 1. With Resistor | ☐ 2. Gate Direct |
| • K02 | ☐ 1. With Resistor | ☐ 2. Gate Direct |
| • K03 | ☐ 1. With Resistor | ☐ 2. Gate Direct |

6. R00 SPECIFICATION

- | | | |
|-------------------------------|---|---|
| • R00 OUTPUT SPECIFICATION .. | ☐ 1. Complementary | ☐ 2. Pch-OpenDrain |
| • R00 OUTPUT TYPE | ☐ 1. DC Output | ☐ 2. Buzzer Output |

7. R01 SPECIFICATION

- | | | |
|-------------------------------|---|---|
| • R01 OUTPUT SPECIFICATION .. | ☐ 1. Complementary | ☐ 2. Pch-OpenDrain |
|-------------------------------|---|---|

8. R02 SPECIFICATION

- R02 OUTPUT SPECIFICATION .. ☐ 1. Complementary ☐ 2. Pch-OpenDrain
- R02 OUTPUT TYPE ☐ 1. DC Output
 - ☐ 2. FOSC1
 - ☐ 3. FOSC1/2
 - ☐ 4. FOSC1/4
 - ☐ 5. FOSC1/8
 - ☐ 6. FOSC1/16
 - ☐ 7. FOSC1/32
 - ☐ 8. FOSC1/64
 - ☐ 9. FOSC1/128

9. R03 SPECIFICATION

- R03 OUTPUT SPECIFICATION .. ☐ 1. Complementary ☐ 2. Pch-OpenDrain
- R03 OUTPUT TYPE ☐ 1. DC Output
 - ☐ 2. Buzzer Output (R00 control)
 - ☐ 3. Buzzer Output (R03 control)

10. I/O PORT SPECIFICATION

- P00 ☐ 1. Complementary ☐ 2. Pch-OpenDrain
- P01 ☐ 1. Complementary ☐ 2. Pch-OpenDrain
- P02 ☐ 1. Complementary ☐ 2. Pch-OpenDrain
- P03 ☐ 1. Complementary ☐ 2. Pch-OpenDrain
- P10 ☐ 1. Complementary ☐ 2. Pch-OpenDrain
- P11 ☐ 1. Complementary ☐ 2. Pch-OpenDrain
- P12 ☐ 1. Complementary ☐ 2. Pch-OpenDrain
- P13 ☐ 1. Complementary ☐ 2. Pch-OpenDrain

11. I/O PORT PULL DOWN RESISTOR

- P00 ☐ 1. With Resistor ☐ 2. Gate Direct
- P01 ☐ 1. With Resistor ☐ 2. Gate Direct
- P02 ☐ 1. With Resistor ☐ 2. Gate Direct
- P03 ☐ 1. With Resistor ☐ 2. Gate Direct
- P10 ☐ 1. With Resistor ☐ 2. Gate Direct
- P11 ☐ 1. With Resistor ☐ 2. Gate Direct
- P12 ☐ 1. With Resistor ☐ 2. Gate Direct
- P13 ☐ 1. With Resistor ☐ 2. Gate Direct

12. I/O PORT FUNCTION

- P00 ☐ 1. I/O Port ☐ 2. Output Port
- P01 ☐ 1. I/O Port ☐ 2. Output Port
- P02 ☐ 1. I/O Port ☐ 2. Output Port
- P03 ☐ 1. I/O Port ☐ 2. Output Port
- P10 ☐ 1. I/O Port ☐ 2. Output Port
- P11 ☐ 1. I/O Port ☐ 2. Output Port
- P12 ☐ 1. I/O Port ☐ 2. Output Port
- P13 ☐ 1. I/O Port ☐ 2. Output Port

13. LCD COMMON DUTY AND BIAS

- ☐ 1. 1/4 Duty, 1/3 Bias (when 4.5 V LCD is selected in Option 1)
- ☐ 2. 1/3 Duty, 1/3 Bias
- ☐ 3. 1/2 Duty, 1/3 Bias
- ☐ 1. 1/4 Duty, 1/2 Bias (when 3 V LCD is selected in Option 1)
- ☐ 2. 1/3 Duty, 1/2 Bias
- ☐ 3. 1/2 Duty, 1/2 Bias

14. SEGMENT MEMORY ADDRESS

- ☐ 1. 40H–6FH ☐ 2. C0H–EFH

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

S1C60N09

(V_{DD}=0V)

Rating	Symbol	Value	Unit
Supply voltage	V _{SS}	-5.5 to 0.5	V
Input voltage (1)	V _I	V _{SS} - 0.3 to 0.5	V
Input voltage (2)	V _I OSC	V _{S1} - 0.3 to 0.5	V
Operating temperature	T _{opr}	-20 to 70	°C
Storage temperature	T _{stg}	-65 to 150	°C
Soldering temperature / time	T _{sol}	260°C, 10sec (lead section)	—

S1C60L09

(V_{DD}=0V)

Rating	Symbol	Value	Unit
Supply voltage	V _{SS}	-2.0 to 0.5	V
Input voltage (1)	V _I	V _{SS} - 0.3 to 0.5	V
Input voltage (2)	V _I OSC	V _{S1} - 0.3 to 0.5	V
Operating temperature	T _{opr}	-20 to 70	°C
Storage temperature	T _{stg}	-65 to 150	°C
Soldering temperature / time	T _{sol}	260°C, 10sec (lead section)	—

● Recommended Operating Conditions

S1C60N09

(T_a=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	V _{SS}	V _{DD} =0V	-3.6	-3.0	-2.6	V
Oscillation frequency	f _{osc}	Crystal oscillation		32.768		kHz
		CR oscillation, R _{CR} =475kΩ		65	80	kHz
Booster capacitor	C ₁		0.1			μF
Capacitor between V _{DD} and V _{S1}	C ₃ or C ₄ *1		0.1			μF

*1: Depends on the LCD specification.

S1C60L09

(T_a=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	V _{SS}	V _{DD} =0V	-1.8	-1.5	-1.2	V
Oscillation frequency	f _{osc}	Crystal oscillation		32.768		kHz
		CR oscillation, R _{CR} =475kΩ		65	80	kHz
Booster capacitor	C ₁		0.1			μF
Capacitor between V _{DD} and V _{S1}	C ₃ or C ₄ *1		0.1			μF

*1: Depends on the LCD specification.

● DC Characteristics

S1C60N09

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-3.0V, f_{osc}=32.768kHz, T_a=25°C, V_{S1}/V_{L1}-V_{L3} are internal voltage, C₁-C₄=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _I H1	K00-03, P00-03, P10-13	0.2·V _{SS}		0	V
High level input voltage (2)	V _I H2	RESET, TEST	0.1·V _{SS}		0	V
Low level input voltage (1)	V _I L1	K00-03, P00-03, P10-13	V _{SS}		0.8·V _{SS}	V
Low level input voltage (2)	V _I L2	RESET, TEST	V _{SS}		0.9·V _{SS}	V
High level input current (1)	I _I H1	V _I H1=0V, No pull-down	0		0.5	μA
High level input current (2)	I _I H2	V _I H2=0V, Pull-down	4		40	μA
High level input current (3)	I _I H3	V _I H3=0V, Pull-down	50		200	μA
Low level input current	I _I L	V _I L=V _{SS}	-0.5		0	μA
		K00-03, P00-03, P10-13				
High level output current (1)	I _O H1	V _O H1=0.1·V _{SS}			-1.8	mA
High level output current (2)	I _O H2	V _O H2=0.1·V _{SS}			-0.9	mA
Low level output current (1)	I _O L1	V _O L1=0.9·V _{SS}	4.0			mA
		R00, R03				
Low level output current (2)	I _O L2	V _O L2=0.9·V _{SS}	3.0			mA
		R01, R02, P00-03, P10-13				
Common output current	I _O H3	V _O H3=-0.05V			-3	μA
	I _O L3	V _O L3=V _{L3} +0.05V	3			μA
Segment output current (during LCD output)	I _O H4	V _O H4=-0.05V			-3	μA
	I _O L4	V _O L4=V _{L3} +0.05V	3			μA
Segment output current (during DC output)	I _O H5	V _O H5=0.1·V _{SS}			-200	μA
	I _O L5	V _O L5=0.9·V _{SS}	200			μA

S1C60N09

S1C60L09

(Unless otherwise specified: $V_{DD}=0V$, $V_{SS}=-1.5V$, $f_{osc}=32.768kHz$, $T_a=25^{\circ}C$, $V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_1-C_4=0.1\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V_{IH1}	K00-03, P00-03, P10-13	$0.2 \cdot V_{SS}$		0	V
High level input voltage (2)	V_{IH2}	RESET, TEST	$0.1 \cdot V_{SS}$		0	V
Low level input voltage (1)	V_{IL1}	K00-03, P00-03, P10-13	V_{SS}		$0.8 \cdot V_{SS}$	V
Low level input voltage (2)	V_{IL2}	RESET, TEST	V_{SS}		$0.9 \cdot V_{SS}$	V
High level input current (1)	I_{IH1}	$V_{IH1}=0V$, No pull-down	0		0.5	μA
High level input current (2)	I_{IH2}	$V_{IH2}=0V$, Pull-down	2		16	μA
High level input current (3)	I_{IH3}	$V_{IH3}=0V$, Pull-down	25		100	μA
Low level input current	I_{IL}	$V_{IL}=V_{SS}$	-0.5		0	μA
High level output current (1)	I_{OH1}	$V_{OH1}=0.1 \cdot V_{SS}$			-300	μA
High level output current (2)	I_{OH2}	$V_{OH2}=0.1 \cdot V_{SS}$			-150	μA
Low level output current (1)	I_{OL1}	$V_{OL1}=0.9 \cdot V_{SS}$	1400			μA
Low level output current (2)	I_{OL2}	$V_{OL2}=0.9 \cdot V_{SS}$	700			μA
Common output current	I_{OH3}	$V_{OH3}=-0.05V$			-3	μA
	I_{OL3}	$V_{OL3}=V_{L3}+0.05V$	3			μA
Segment output current (during LCD output)	I_{OH4}	$V_{OH4}=-0.05V$			-3	μA
	I_{OL4}	$V_{OL4}=V_{L3}+0.05V$	3			μA
Segment output current (during DC output)	I_{OH5}	$V_{OH5}=0.1 \cdot V_{SS}$			-100	μA
	I_{OL5}	$V_{OL5}=0.9 \cdot V_{SS}$	100			μA

● Analog Circuit Characteristics and Current Consumption

S1C60N09 (Crystal Oscillation)

- 4.5 V LCD panel, 1/4, 1/3, 1/2 duty, 1/3 bias (V_{L2} is shorted to V_{SS} inside the IC)

<Normal mode>

(Unless otherwise specified: $V_{DD}=0V$, $V_{SS}=-3.0V$, $f_{osc}=32.768kHz$, $T_a=25^{\circ}C$, $C_G=25pF$, $V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_1-C_4=0.1\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L1}	Connect 1 M Ω load resistor between V_{DD} and V_{L1} (without panel load)	$1/2 \cdot V_{L2}$ - 0.1		$1/2 \cdot V_{L2}$ $\times 0.9$	V
	V_{L2}	Connect 1 M Ω load resistor between V_{DD} and V_{L2} (without panel load)		V_{SS}		V
	V_{L3}	Connect 1 M Ω load resistor between V_{DD} and V_{L3} (without panel load)	$3/2 \cdot V_{L2}$ - 0.1		$3/2 \cdot V_{L2}$ $\times 0.9$	V
Current consumption	I_{OP}	During HALT	Without panel load	1.0	2.5	μA
		During execution	Without panel load	2.5	5.0	μA

<Heavy load protection mode>

(Unless otherwise specified: $V_{DD}=0V$, $V_{SS}=-3.0V$, $f_{osc}=32.768kHz$, $T_a=25^{\circ}C$, $C_G=25pF$, $V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_1-C_4=0.1\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L1}	Connect 1 M Ω load resistor between V_{DD} and V_{L1} (without panel load)	$1/2 \cdot V_{L2}$ - 0.1		$1/2 \cdot V_{L2}$ $\times 0.85$	V
	V_{L2}	Connect 1 M Ω load resistor between V_{DD} and V_{L2} (without panel load)		V_{SS}		V
	V_{L3}	Connect 1 M Ω load resistor between V_{DD} and V_{L3} (without panel load)	$3/2 \cdot V_{L2}$ - 0.1		$3/2 \cdot V_{L2}$ $\times 0.85$	V
Current consumption	I_{OP}	During HALT	Without panel load	2.0	5.5	μA
		During execution	Without panel load	5.5	10.0	μA

- **3 V LCD panel, 1/4, 1/3, 1/2 duty, 1/2 bias** (V_{L3} is shorted to V_{SS} inside the IC and V_{L1} is shorted to V_{L2} outside the IC)

<Normal mode>

(Unless otherwise specified: $V_{DD}=0V$, $V_{SS}=-3.0V$, $f_{osc}=32.768kHz$, $T_a=25^{\circ}C$, $C_G=25pF$, $V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_1-C_3=0.1\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L1}	Connect 1 M Ω load resistor between V_{DD} and V_{L1} (without panel load)	$1/2 \cdot V_{L3} - 0.1$		$1/2 \cdot V_{L3} \times 0.9$	V
	V_{L2}	Connect 1 M Ω load resistor between V_{DD} and V_{L2} (without panel load)	$1/2 \cdot V_{L3} - 0.1$		$1/2 \cdot V_{L3} \times 0.9$	V
	V_{L3}	Connect 1 M Ω load resistor between V_{DD} and V_{L3} (without panel load)		V_{SS}		V
Current consumption	I_{OP}	During HALT		1.0	2.5	μA
		During execution	Without panel load	2.5	5.0	μA

<Heavy load protection mode>

(Unless otherwise specified: $V_{DD}=0V$, $V_{SS}=-3.0V$, $f_{osc}=32.768kHz$, $T_a=25^{\circ}C$, $C_G=25pF$, $V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_1-C_3=0.1\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L1}	Connect 1 M Ω load resistor between V_{DD} and V_{L1} (without panel load)	$1/2 \cdot V_{L3} - 0.1$		$1/2 \cdot V_{L3} \times 0.85$	V
	V_{L2}	Connect 1 M Ω load resistor between V_{DD} and V_{L2} (without panel load)	$1/2 \cdot V_{L3} - 0.1$		$1/2 \cdot V_{L3} \times 0.85$	V
	V_{L3}	Connect 1 M Ω load resistor between V_{DD} and V_{L3} (without panel load)		V_{SS}		V
Current consumption	I_{OP}	During HALT		2.0	5.5	μA
		During execution	Without panel load	5.5	10.0	μA

S1C60L09 (Crystal Oscillation)

- **4.5 V LCD panel, 1/4, 1/3, 1/2 duty, 1/3 bias** (V_{L1} is shorted to V_{SS} inside the IC)

<Normal mode>

(Unless otherwise specified: $V_{DD}=0V$, $V_{SS}=-1.5V$, $f_{osc}=32.768kHz$, $T_a=25^{\circ}C$, $C_G=25pF$, $V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_1-C_4=0.1\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L1}	Connect 1 M Ω load resistor between V_{DD} and V_{L1} (without panel load)		V_{SS}		V
	V_{L2}	Connect 1 M Ω load resistor between V_{DD} and V_{L2} (without panel load)	$2 \cdot V_{L1} - 0.1$		$2 \cdot V_{L1} \times 0.9$	V
	V_{L3}	Connect 1 M Ω load resistor between V_{DD} and V_{L3} (without panel load)	$3 \cdot V_{L1} - 0.1$		$3 \cdot V_{L1} \times 0.9$	V
Current consumption	I_{OP}	During HALT		1.0	2.5	μA
		During execution	Without panel load	2.5	5.0	μA

<Heavy load protection mode>

(Unless otherwise specified: $V_{DD}=0V$, $V_{SS}=-1.5V$, $f_{osc}=32.768kHz$, $T_a=25^{\circ}C$, $C_G=25pF$, $V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_1-C_4=0.1\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L1}	Connect 1 M Ω load resistor between V_{DD} and V_{L1} (without panel load)		V_{SS}		V
	V_{L2}	Connect 1 M Ω load resistor between V_{DD} and V_{L2} (without panel load)	$2 \cdot V_{L1} - 0.1$		$2 \cdot V_{L1} \times 0.85$	V
	V_{L3}	Connect 1 M Ω load resistor between V_{DD} and V_{L3} (without panel load)	$3 \cdot V_{L1} - 0.1$		$3 \cdot V_{L1} \times 0.85$	V
Current consumption	I_{OP}	During HALT		2.0	5.5	μA
		During execution	Without panel load	5.5	10.0	μA

S1C60N09

- **3 V LCD panel, 1/4, 1/3, 1/2 duty, 1/2 bias** (VL1 is shorted to VSS inside the IC and VL1 is shorted to VL2 outside the IC)

<Normal mode>

(Unless otherwise specified: VDD=0V, VSS=-1.5V, fosc=32.768kHz, Ta=25°C, CG=25pF, VS1/VL1-VL3 are internal voltage, C1-C3=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDD and VL1 (without panel load)		VSS		V
	VL2	Connect 1 MΩ load resistor between VDD and VL2 (without panel load)		VSS		V
	VL3	Connect 1 MΩ load resistor between VDD and VL3 (without panel load)	2·VL1 - 0.1		2·VL1 ×0.9	V
Current consumption	IOP	During HALT	Without panel load	1.0	2.5	μA
		During execution		2.5	5.0	μA

<Heavy load protection mode>

(Unless otherwise specified: VDD=0V, VSS=-1.5V, fosc=32.768kHz, Ta=25°C, CG=25pF, VS1/VL1-VL3 are internal voltage, C1-C3=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDD and VL1 (without panel load)		VSS		V
	VL2	Connect 1 MΩ load resistor between VDD and VL2 (without panel load)		VSS		V
	VL3	Connect 1 MΩ load resistor between VDD and VL3 (without panel load)	2·VL1 - 0.1		2·VL1 ×0.85	V
Current consumption	IOP	During HALT	Without panel load	2.0	5.5	μA
		During execution		5.5	10.0	μA

S1C60N09 (CR Oscillation)

- **4.5 V LCD panel, 1/4, 1/3, 1/2 duty, 1/3 bias** (VL2 is shorted to VSS inside the IC)

<Normal mode>

(Unless otherwise specified: VDD=0V, VSS=-3.0V, fosc=65kHz, Ta=25°C, VS1/VL1-VL3 are internal voltage, C1-C4=0.1μF, RCR=475kΩ)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDD and VL1 (without panel load)	1/2·VL2 - 0.1		1/2·VL2 ×0.9	V
	VL2	Connect 1 MΩ load resistor between VDD and VL2 (without panel load)		VSS		V
	VL3	Connect 1 MΩ load resistor between VDD and VL3 (without panel load)	3/2·VL2 - 0.1		3/2·VL2 ×0.9	V
Current consumption	IOP	During HALT	Without panel load	8.0	15.0	μA
		During execution		15.0	20.0	μA

<Heavy load protection mode>

(Unless otherwise specified: VDD=0V, VSS=-3.0V, fosc=65kHz, Ta=25°C, VS1/VL1-VL3 are internal voltage, C1-C4=0.1μF, RCR=475kΩ)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDD and VL1 (without panel load)	1/2·VL2 - 0.1		1/2·VL2 ×0.85	V
	VL2	Connect 1 MΩ load resistor between VDD and VL2 (without panel load)		VSS		V
	VL3	Connect 1 MΩ load resistor between VDD and VL3 (without panel load)	3/2·VL2 - 0.1		3/2·VL2 ×0.85	V
Current consumption	IOP	During HALT	Without panel load	16.0	30.0	μA
		During execution		30.0	40.0	μA

- **3 V LCD panel, 1/4, 1/3, 1/2 duty, 1/2 bias** (V_{L3} is shorted to V_{SS} inside the IC and V_{L1} is shorted to V_{L2} outside the IC)

<Normal mode>

(Unless otherwise specified: $V_{DD}=0V$, $V_{SS}=-3.0V$, $f_{osc}=65kHz$, $T_a=25^{\circ}C$, $V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_1-C_3=0.1\mu F$, $R_{CR}=475k\Omega$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L1}	Connect 1 M Ω load resistor between V_{DD} and V_{L1} (without panel load)	$1/2 \cdot V_{L3} - 0.1$		$1/2 \cdot V_{L3} \times 0.9$	V
	V_{L2}	Connect 1 M Ω load resistor between V_{DD} and V_{L2} (without panel load)	$1/2 \cdot V_{L3} - 0.1$		$1/2 \cdot V_{L3} \times 0.9$	V
	V_{L3}	Connect 1 M Ω load resistor between V_{DD} and V_{L3} (without panel load)		V_{SS}		V
Current consumption	I_{OP}	During HALT		8.0	15.0	μA
		During execution	Without panel load	15.0	20.0	μA

<Heavy load protection mode>

(Unless otherwise specified: $V_{DD}=0V$, $V_{SS}=-3.0V$, $f_{osc}=65kHz$, $T_a=25^{\circ}C$, $V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_1-C_3=0.1\mu F$, $R_{CR}=475k\Omega$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L1}	Connect 1 M Ω load resistor between V_{DD} and V_{L1} (without panel load)	$1/2 \cdot V_{L3} - 0.1$		$1/2 \cdot V_{L3} \times 0.85$	V
	V_{L2}	Connect 1 M Ω load resistor between V_{DD} and V_{L2} (without panel load)	$1/2 \cdot V_{L3} - 0.1$		$1/2 \cdot V_{L3} \times 0.85$	V
	V_{L3}	Connect 1 M Ω load resistor between V_{DD} and V_{L3} (without panel load)		V_{SS}		V
Current consumption	I_{OP}	During HALT		16.0	30.0	μA
		During execution	Without panel load	30.0	40.0	μA

S1C60L09 (CR Oscillation)

- **4.5 V LCD panel, 1/4, 1/3, 1/2 duty, 1/3 bias** (V_{L1} is shorted to V_{SS} inside the IC)

<Normal mode>

(Unless otherwise specified: $V_{DD}=0V$, $V_{SS}=-1.5V$, $f_{osc}=65kHz$, $T_a=25^{\circ}C$, $V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_1-C_4=0.1\mu F$, $R_{CR}=475k\Omega$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L1}	Connect 1 M Ω load resistor between V_{DD} and V_{L1} (without panel load)		V_{SS}		V
	V_{L2}	Connect 1 M Ω load resistor between V_{DD} and V_{L2} (without panel load)	$2 \cdot V_{L1} - 0.1$		$2 \cdot V_{L1} \times 0.9$	V
	V_{L3}	Connect 1 M Ω load resistor between V_{DD} and V_{L3} (without panel load)	$3 \cdot V_{L1} - 0.1$		$3 \cdot V_{L1} \times 0.9$	V
Current consumption	I_{OP}	During HALT		8.0	15.0	μA
		During execution	Without panel load	15.0	20.0	μA

<Heavy load protection mode>

(Unless otherwise specified: $V_{DD}=0V$, $V_{SS}=-1.5V$, $f_{osc}=65kHz$, $T_a=25^{\circ}C$, $V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_1-C_4=0.1\mu F$, $R_{CR}=475k\Omega$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L1}	Connect 1 M Ω load resistor between V_{DD} and V_{L1} (without panel load)		V_{SS}		V
	V_{L2}	Connect 1 M Ω load resistor between V_{DD} and V_{L2} (without panel load)	$2 \cdot V_{L1} - 0.1$		$2 \cdot V_{L1} \times 0.85$	V
	V_{L3}	Connect 1 M Ω load resistor between V_{DD} and V_{L3} (without panel load)	$3 \cdot V_{L1} - 0.1$		$3 \cdot V_{L1} \times 0.85$	V
Current consumption	I_{OP}	During HALT		16.0	30.0	μA
		During execution	Without panel load	30.0	40.0	μA

S1C60N09

- **3 V LCD panel, 1/4, 1/3, 1/2 duty, 1/2 bias** (VL1 is shorted to VSS inside the IC and VL1 is shorted to VL2 outside the IC)

<Normal mode>

(Unless otherwise specified: VDD=0V, VSS=-1.5V, fosc=65kHz, Ta=25°C, VS1/VL1-VL3 are internal voltage, C1-C3=0.1μF, RCR=475kΩ)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDD and VL1 (without panel load)		VSS		V
	VL2	Connect 1 MΩ load resistor between VDD and VL2 (without panel load)		VSS		V
	VL3	Connect 1 MΩ load resistor between VDD and VL3 (without panel load)	2·VL1 - 0.1		2·VL1 ×0.9	V
Current consumption	IOP	During HALT	Without panel load	8.0	15.0	μA
		During execution		15.0	20.0	μA

<Heavy load protection mode>

(Unless otherwise specified: VDD=0V, VSS=-1.5V, fosc=65kHz, Ta=25°C, VS1/VL1-VL3 are internal voltage, C1-C3=0.1μF, RCR=475kΩ)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDD and VL1 (without panel load)		VSS		V
	VL2	Connect 1 MΩ load resistor between VDD and VL2 (without panel load)		VSS		V
	VL3	Connect 1 MΩ load resistor between VDD and VL3 (without panel load)	2·VL1 - 0.1		2·VL1 ×0.85	V
Current consumption	IOP	During HALT	Without panel load	16.0	30.0	μA
		During execution		30.0	40.0	μA

● Oscillation Characteristics

Oscillation characteristics will vary according to different conditions (elements used, board pattern). Use the following characteristics as reference values.

S1C60N09 Crystal Oscillation

(Unless otherwise specified: VDD=0V, VSS=-3.0V, fosc=32.768kHz, Crystal: Q13MC146, CG=25pF, CD=built-in, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤5sec (Vss)	-2.6			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vss)	-2.6			V
Built-in capacitance (drain)	CD	Including the parasitic capacitance inside the chip		20		pF
Frequency/voltage deviation	∂f/∂V	Vss=-2.6 to -3.6V			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustment range	∂f/∂CG	CG=5 to 25pF	35	45		ppm
Harmonic oscillation start voltage	Vhho	(Vss)			-3.6	V
Permitted leak resistance	Rleak	Between OSC1 and VDD, VSS	200			MΩ

S1C60L09 Crystal Oscillation

(Unless otherwise specified: VDD=0V, VSS=-1.5V, fosc=32.768kHz, Crystal: Q13MC146, CG=25pF, CD=built-in, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤5sec (Vss)	-1.2			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vss)	-1.2			V
Built-in capacitance (drain)	CD	Including the parasitic capacitance inside the chip		20		pF
Frequency/voltage deviation	∂f/∂V	Vss=-1.2 to -1.8V			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustment range	∂f/∂CG	CG=5 to 25pF	35	45		ppm
Harmonic oscillation start voltage	Vhho	(Vss)			-1.8	V
Permitted leak resistance	Rleak	Between OSC1 and VDD, VSS	200			MΩ

S1C60N09 CR Oscillation

(Unless otherwise specified: VDD=0V, VSS=-3.0V, RCR=475kΩ, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	fosc		45.5	65	84.5	kHz
Oscillation start time	tsta	Vss=-2.6 to -3.6V			3	mS


S1C60L09 CR Oscillation

(Unless otherwise specified: VDD=0V, VSS=-1.5V, RCR=475kΩ, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	fosc		45.5	65	84.5	kHz
Oscillation start time	tsta	Vss=-1.2 to -1.8V			3	mS


■ BASIC EXTERNAL CONNECTION DIAGRAM

Piezo Buzzer Single Terminal Driving



Note: The above table is simply an example, and is not guaranteed to work.

Piezo Buzzer Direct Driving



When driving the buzzer, set the IC into the heavy load protection mode since the supply voltage changes according to the buzzer frequency.

S1C60N09

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2001 All right reserved.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department Europe & U.S.A.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department Asia

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone : 042-587-5814 FAX : 042-587-5110

■ EPSON Electronic Devices Website

<http://www.epson.co.jp/device/>



First issue February, 1999 (M)
Printed July, 2001 in Japan (L)