

SH66P31A

OTP 4-bit Microcontroller

Features


- SH6610C-based single-chip 4-bit microcontroller
- ROM: 1024 X 16 bits
- RAM: 48 X 4 bits (Data Memory)
- Operation voltage: 2.4V 3.6V (Typical 3.0V)
- 14 CMOS bi-directional I/O pins
- 4-level subroutine nesting (including interrupts)
- One 8-bit auto re-load timer/counter
- Warm-up timer for power-on reset
- Powerful interrupt sources:
 - Internal interrupt (Timer0)
 - External interrupts: PortB & PortC (Falling edge)

- Built-in remote control carrier synthesizer Fosc/8 or Fosc/12 through software option
- Oscillator
- Ceramic resonator: 400K 4MHz
- Instruction cycle time:
 - 4/455KHz (≈ 8.79µs) for 455KHz OSC clock
 - 4/3.64MHz ($\approx 1.1 \mu$ s) for 3.64MHz OSC clock
- Two low power operation modes: HALT and STOP
- Pull-up resistor for reset pin (optional setting)
- Port interrupt source select (optional setting)

General Description

SH66P31A is dedicated to infrared remote control transmitter applications. This chip integrates the SH6610C 4-bit CPU core with SRAM, program ROM, an 8-bit timer, programmable input, output driving buffers, and carrier synthesizer. The standby function, which can be used to stop/start the ceramic resonator oscillation, facilitates the low power dissipation of the system.

Pin Configuration




1

V1.0



Block Diagram



Pin Descriptions

Pin No.	Designation	I/O	Description
10 20 1 2	PC0 - PC3	I/O	Bit programmable I/O pins, Vector Interrupt (Active falling edge)
19, 20, 1, 2	/DATA4 - 7	0	Shared with OTP programming DATA output
3	PD0	I/O	Bit programmable I/O pins
4	PD1	I/O	Bit programmable I/O pins
4	/VPP	Р	Shared with OTP ROM programming power
5	REM	0	Carrier synthesizer for infrared or RF output pin
6	VDD	Р	Power supply
7	OSCO	0	Oscillator output pin
8	OSCI	I	Oscillator input pin connected to crystal, oscillator or external resistor
O	/CKIN	I	Shared with OTP programming CLOCK input
9	GND	Р	Ground pin
10	RESET	I	System reset input (active low)
10	CE	I	Shared with OTP programming chip enable
11	PA0 / T0	I/O	Bit programmable I/O pins shared with external event counter input T0
1.1	/BYTE	ı	Shared with OTP programming high-low byte data control
12	PA1	I/O	Bit programmable I/O pins
12	/MODE	I	Shared with OTP programming mode control
13	PA2	I/O	Bit programmable I/O pins
13	/PGM	I	Shared with OTP programming control
4.4	PA3	I/O	Bit programmable I/O pins
14	/OE	I	Shared with OTP programming DATA output enables control
15 - 18	PB0 - PB3	I/O	Bit programmable I/O pins, Vector Interrupt (Active falling edge)
10 - 10	/DATA0 -3	0	Shared with OTP programming DATA output



Functional Description

1. CPU

The CPU contains the following function blocks: Program Counter, Arithmetic Logic Unit (ALU), Carry Flag, Accumulator, Table Branch Register, Data Pointer (INX, DPH, DPM, and DPL), and Stack.

(a) PC (Program Counter)

The Program Counter is used to address the 1K of program ROM. It consists of 12-bits: Page Register (PC11), and Ripple Carry Counter (PC10, PC9, PC8, PC7, PC6, PC5, PC4, PC3, PC2, PC1, PC0).

The program counter normally increases by one (+1) with every execution of an instruction except in the following cases:

- (1) When executing a jump instruction (such as JMP, BA0, BAC);
- (2) When executing a subroutine call instruction (CALL);
- (3) When an interrupt occurs; and,
- (4) When the chip is in the INITIAL RESET mode.

The program counter is loaded with data corresponding to each instruction.

(b) ALU and CY

ALU performs arithmetic and logic operations. The ALU provides the following functions:

Binary addition/subtraction (ADC, SBC, ADD, SUB, ADI, SBI)

Decimal adjustment for addition/subtraction (DAA, DAS) Logic operations (AND, EOR, OR, ANDIM, EORIM, ORIM) Decision (BA0, BA1, BA2, BA3, BAZ, BC) Logic Shift (SHR)

The Carry Flag (CY) holds the ALU overflow, which the arithmetic operation generates. During an interrupt service or call instruction, the carry flag is pushed into the stack and restored back from the stack by the RTNI instruction. It is unaffected by the RTNW instruction.

(c) Accumulator

The accumulator is a 4-bit register holding the results of the arithmetic logic unit. In conjunction with the ALU, data is transferred between the accumulator and system register, or data memory can be performed.

(d) Stack

Stack is a group of registers used to save the contents of CY & PC (10-0) sequentially with each subroutine call or interrupt. It is organized 13 bits × 4 levels. The MSB is saved for CY. 4 levels are the maximum allowed for subroutine calls and interrupts.

The contents of stack are returned sequentially to the PC with the return instructions (RTNI/RTNW). Stack is operated on a first-in, last-out basis. This 4-level nesting includes both subroutine calls and interrupts requests. Note that program execution may enter an abnormal state if the number of calls and interrupt requests exceeds 4, where then the bottom of stack will be shifted out.

2. ROM

The SH66P31A can address 1024 X 16 bit words of program area from \$000 to \$3FF.

(a) Vector Address Area (\$000 to \$004)

The program is sequentially executed. There is an area address \$000 through \$004 that is reserved for a special interrupt service routine such as starting vector address.

Address	Instruction	Function
\$000H	JMP instruction	Jump to RESET service routine
\$001H	NOP instruction	Reserved
\$002H	JMP instruction	Jump to TIMER0 service routine
\$003H	NOP instruction	Reserved
\$004H	JMP instruction	Jump to PBC service routine

(b) Table Data Reference

Table Data can be stored in program memory and can be referenced by using Table Branch (TJMP) and Return Constant (RTNW) instructions. The Table Branch Register (TBR) and Accumulator (AC) is placed by an offset address in program ROM. TJMP instruction branch into address ((PC11 - PC8) X (2^8) + (TBR, AC)). The address is determined by RTNW to return look-up value into (TBR, AC). ROM code bit7-bit4 is placed into TBR and bit3-bit0 into AC.



3. RAM

Built-in RAM consists of general-purpose data memory and system register. Data memory and system register can be directly accessed in one instruction cycle. Because of its static nature, the RAM can keep data after the CPU enters STOP or HALT.

The following is the memory allocation map: \$000 - \$01F: System register and I/O; \$020 - \$04F: Data memory (48 X 4 bits).

(b) Configuration of System Register

(a) Data Pointer

The Data Pointer can indirectly address data memory. Pointer address is located in register DPM (3-bits) and DPL (4-bits). The addressing range can have 128 locations. Pseudo index address (INX) is used to read or write Data memory, and then RAM address bit9-bit0 comes from DPH, DPM and DPL.

Address	Bit3	Bit2	Bit1	Bit0	R/W	Description
\$00	ı	IET0	ı	IEP	R/W	Interrupt enable flags
\$01	i	IRQT0	1	IRQP	R/W	Interrupt request flags
\$02	-	TM0.2	TM0.1	TM0.0	R/W	Timer0 Mode register (Prescaler)
\$03	i	1	1	-	-	Reserved
\$04	TL0.3	TL0.2	TL0.1	TL0.0	R/W	Timer0 load/counter register low digit
\$05	TH0.3	TH0.2	TH0.1	TH0.0	R/W	Timer0 load/counter register high digit
\$06	ī	1	1	-	-	Reserved
\$07	ı	ı	ı	-	-	Reserved
\$08	PA.3	PA.2	PA.1	PA.0	R/W	PORTA
\$09	PB.3	PB.2	PB.1	PB.0	R/W	PORTB
\$0A	PC.3	PC.2	PC.1	PC.0	R/W	PORTC
\$0B	-	-	PD.1	PD.0	R/W	PORTD
\$0C	-	-	-	-	-	Reserved
\$0D	-	-	-	REMO	R/W	REM data output
\$0E	TBR.3	TBR.2	TBR.1	TBR.0	R/W	Table branch register
\$0F	INX.3	INX.2	INX.1	INX.0	R/W	Pseudo index register
\$10	DPL.3	DPL.2	DPL.1	DPL.0	R/W	Data pointer for INX low nibble
\$11	-	DPM.2	DPM.1	DPM.0	R/W	Data pointer for INX middle nibble
\$12	-	DPH.2	DPH.1	DPH.0	R/W	Data pointer for INX high nibble
\$13	PPULL	CPS	CF1	CF0	W	Bit1-0: Carrier Frequency Control Bit2: Carrier OSC pre-divider Bit3: Port Pull-up MOS Control
\$14	-	-	-	-	-	Reserved
\$15	LPD3	LPD2	LPD1	LPD0	W	LPD Enable Control (LPD3 - 0): 0101: LPD Enable (Default) 1010: LPD Disable
\$16	PA3OUT	PA2OUT	PA10UT	PA0OUT	W	Set PORTA to be output port
\$17	PB3OUT	PB2OUT	PB1OUT	PB0OUT	W	Set PORTB to be output port
\$18	PC3OUT	PC2OUT	PC10UT	PC0OUT	W	Set PORTC to be output port
\$19	i	1	PD10UT	PD00UT	W	Set PORTD to be output port
\$1A	-	-	-	-	-	Reserved
\$1B						Reserved
\$1C	-	-	T0S	T0E	W	Bit0: T0 signal edge Bit1: T0 signal source
\$1D - \$1F	-	-	-	-	-	Reserved



4. Timer0

SH66P31A has one 8-bit timer. The timer/counter has the following features:

- 8-bit up-counting timer/counter.
- Automatically re-loads counter.
- 8-bit prescaler.
- Internal and external clock select.
- Interrupt on overflow from \$FF to \$00.
- Edge select for external event.

The following is a simplified timer block diagram.




Figure 1. Timer block Diagram

(a) Configuration and Operation

Timer-0 consists of an 8-bit write-only timer load register (TL0L, TL0H), and an 8-bit read-only timer counter (TC0L, TC0H). The counter and load register both have low order digit and high order digit. Writing data into the timer load register (TL0L, TL0H) can initialize the timer counter.

Load register programming: The low-order digit should be written first, and then the high-order digit. The timer counter is automatically loaded with the contents of the load register when the high order digit is written or counter counts overflow from \$FF to \$00.

Timer Load Register: Since register H would control the physical READ and WRITE operations. Please follow these steps:

Write Operation:

Low nibble first;

High nibble to update the counter

Read Operation:

High nibble first;

Low nibble followed.




Figure 2. Timer Load register Configure

(b) Timer0 Interrupt

The timer overflow will generate an internal interrupt request, when the counter counts overflow from \$FF to \$00. If the interrupt enable flag is enabled, then a timer interrupt service

routine will start. This can also be used to wake the CPU from HALT mode.



(c) Timer0 mode register

The timer can be programmed in several different prescaler ratios by setting Timer Mode register (TM0).

The 8-bit counter prescaler overflow output pulses. The timer mode registers (TM0) are 3-bit registers used for timer control as shown in Table 1. These mode registers select the input pulse sources into the timer.

Table 1. Timer0 Mode Register

TM0.2	TM0.1	TM0.0	Prescaler Divide Ratio	Ratio N
0	0	0	/2 ¹¹	2048 (initial)
0	0	1	/2 ⁹	512
0	1	0	/27	128
0	1	1	/2 ⁵	32
1	0	0	/2 ³	8
1	0	1	/22	4
1	1	0	/21	2
1	1	1	/2 ⁰	1

(d) External T0 Input Control register

Address	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
\$1C	-	-	T0S	T0E	W	Bit0: T0 signal edge Bit1: T0 signal source

T0E: T0 signal edge

0: Increment rising edge on T0 pin (Default)

1: Increment falling edge on T0 pin

T0S: T0 signal source

0: OSC1/4 (Default)
1: Transition on T0 pin



5. I/O PORT

The MCU provides 14 I/O pins. Each I/O pin contains pull-up MOS controllable by the program. The port control register (PCR) controls ON/OFF of the output buffer. The following sections show the circuit configuration of the I/O ports.

(a) PORTA, PORTB, PORTC and PORTD

Each of these ports contains 4 bit I/O pins. The port control register (PCRA, PCRB, PCRC and PCRD) can control ON/OFF of the output buffer for port. Port I/O mapping address is shown as follows:

Address	Bit3	Bit2	Bit1	Bit0
\$08	PORT A.3	PORT A.2	PORT A.1	PORT A.0
\$09	PORT B.3	PORT B.2	PORT B.1	PORT B.0
\$0A	PORT C.3	PORT C.2	PORT C.1	PORT C.0
\$0B	-	-	PORT D.1	PORT D.0

The circuit configuration diagram




Figure 3. Port Configuration Function Block Diagram

Port I/O Control Register (PCR):

Address	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
\$16	PA3OUT	PA2OUT	PA10UT	PA0OUT	W	Set PORTA as output port
\$17	PB3OUT	PB2OUT	PB1OUT	PB0OUT	W	Set PORTB as output port
\$18	PC3OUT	PC2OUT	PC10UT	PC0OUT	W	Set PORTC as output port
\$19	-	-	PD10UT	PD00UT	W	Set PORTD as output port

I/O control register: PAXOUT, PBXOUT, PCXOUT, (X = 0, 1, 2, 3) PD1OUT, PD0OUT

- 0: Set I/O as an input buffer. (Default)
- 1: Set I/O as an output buffer.

(b) Controlling the pull-up MOS

These ports contain pull-up MOS controlled by program. Bit3 of the PMOD register controls On/Off of all pull-ups MOS. simultaneously. Pull-up MOS is controlled by the port data registers (PA, PB, PC, and PD) of each port also. So the pull-up MOS can be turned on and off individually.

(c) Port Function Control (PMOD):

Address	Bit 3	Bit 2	Bit 1	Bit 0	R/W	Remark
\$13	PPULL	CPS	CF1	CF0	W	Bit3: Port Pull-up MOS Control

PPULL Port Pull-up MOS enables control

0 = Disable PORT pull-up MOS. (Default)

1 = Enable PORT pull-up MOS.



(d) Port Interrupt

The PORTA, PORTB and PORTC are used as port interrupt sources. Since PORT I/O is bit programmable I/O, so only the input port can generate an external interrupt. Any one of the PORTB and PORTC input pin transitions from VDD to GND will generate an interrupt request (Default) when the port interrupt source select option is high, PORTA1 - 3 PORTB0 - 3 and PORTC0 as the port interrupt source. Further falling edge transition would not be able to make an interrupt request until all of the input pins have returned to VDD. The following is the port interrupt function block-diagram.




Figure 4. PORT Interrupt Block Diagram



6. Remote Control Synthesizer

SH66P31A builds-in a carrier synthesizer for infrared or RF remote control circuits.

Address	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
\$0D	-	-	-	REMO	R/W	Bit0: REM output data.
\$13	PPULL	CPS	CF1	CF0	W	Bit1-0: Carrier Frequency Control Bit2: Carrier OSC prescaler Bit3: Port Pull-up MOS Control

CPS: Oscillator range selection

0: 455KHz (Default)

1: 3.64MHz

CF1-0: Carrier Frequency control:

0, 0: No carrier (Default)

0, 1: fx/8, 1/2 duty

1, 0: fx/12, 1/3 duty

1, 1: fx/12, 1/2 duty

REMO: REM output pin data control.

With these control SH66P31A can transmit data with or without carrier.

The functional block diagram is shown below:




Figure 5. Remote Control Functional Block Diagram




Figure 6. Remote Carrier Duty




7. System Clock and Oscillator

System clock generator produces the basic clock pulses that provide the system clock with CPU and peripherals. Instruction cycle time:


- (1) 4/455KHz ($\approx 8.79\mu$ s) for 455KHz system clock.
- (2) 4/3.64MHz (\approx 1.1 μ s) for 3.64MHz system clock.

Oscillator

(a) Ceramic resonator: 400KHz - 4MHz.



(b) External input clock: 30KHz - 4MHz.





8. Interrupt

Two interrupt sources are available on SH66P31A:

- -Timer0 overflow interrupt
- -Port's falling edge detection interrupt (PBC)


Interrupt Control Bits and Interrupt Service

The interrupt control flags are mapped on \$00 and \$01 of the system register. They can be accessed or tested by the program. Those flags are cleared to 0 at initialization by the chip reset.

Address	Bit3	Bit2	Bit1	Bit0	Remarks
\$00	-	IET0	-	IEP	Interrupt enable flags
\$01	-	IRQT0	-	IRQP	Interrupt request flags

When IEx is set to 1 and the interrupt request is generated (IRQx is 1), the interrupt will be activated and vector address will be generated from the priority PLA corresponding to the interrupt sources. When an interrupt occurs, the PC and CY flag will be saved into stack memory and jump to interrupt service vector address. After the interrupt occurs, all interrupt enable flags (IEx) are reset to 0 automatically, so when IRQx is 1 and IEx is set to 1 again, the interrupt will be activated and vector address will be generated from the priority PLA corresponding to the interrupt sources.

Interrupt Servicing Sequence Diagram:



Interrupt Nesting:

During the SH6610C CPU interrupt service, the user can enable any interrupt enable flag before returning from the interrupt. The servicing sequence diagram shows the next interrupt and the next nesting interrupt occurrences. If the interrupt request is ready and the instruction of execution N is IE enable, then the interrupt will start immediately after the next two instruction executions. However, if instruction I1 or instruction I2 disables the interrupt request or enable flag, then the interrupt service will be terminated.

9. HALT and STOP mode

After the execution of a HALT instruction, SH66P31A will enter HALT mode.

In HALT mode, the CPU will stop operating. But peripheral circuit (timer) will keep operating.

After the execution of STOP instruction, SH66P31A will enter STOP mode.

In STOP mode, the entire chip (including oscillator) will stop operating.

In HALT mode, SH66P31A can be woken up if any interrupt occurs.

In STOP mode, SH66P31A can be woken up if port interrupt occurs.

10. Warm-up Timer

The SH66P31A builds in oscillator warm-up timer to eliminate unstable state of initial oscillation when oscillator starts oscillating in the following conditions:

- (1) Power-on reset
- (2) Wake-up from stop mode

Warm-up time interval (Fosc/512 cycles of oscillator):

Power-on reset interval is as long as the initial oscillator's frequency mode warm-up timer interval.

When SH66P31A operates in 455KHz frequency, the warm-up time interval is 1.13 ms.

When SH66P31A operates in 4 MHz frequency, the warm-up time interval is 128 μs.



11. Low Power Detection (LPD)

The LPD function is to monitor the supply voltage and applies an internal reset in the micro-controller at the time of battery replacement. If the applied circuit satisfies the following conditions, the LPD can be incorporated by the software control.

High reliability is not required.

Power supply voltage VDD = 2.4 to 3.6 V

Operating ambient temperature T_A = -20°C to + 70°C

Functions of the LPD Circuit:


The LPD circuit has the following functions:

Generates an internal reset signal when $V_{DD} \le V_{LPDL}$ ($\approx 1.8 \text{V}$).

Cancels the internal reset signal when VDD > VLPDH ($\approx 2.2V$).

Stops the oscillator operation and force the CPU to enter STOP mode when V_{DD} ≤ V_{LPDL}.

Here, VDD: power supply voltage, VLPDL: POWER DOWN LPD-detect voltage, VLPDH: Power rise LPD-detect voltage.



VLPDx is always in range of CPU operating, so there is no malfunction existing when V_{LPDX} is reached. As $V_{DD} \le V_{LPDL}$, the LPD reset will delay about 1ms to be triggered. If V_{DD} goes back to $V_{DD} > V_{LPDH}$, without any delay then cancel the LPD reset.

LPD Control Register

The LPD circuit is controlled by the software enable flag.

Address	Bit3	Bit2	Bit1	Bit0	R/W	Remark
\$15	LPD3	LPD2	LPD1	LPD0	W	LPD Enable Control (LPD3 ~ 0): 0101: LPD Enable (Default) 1010: LPD Disable



Initial State

There are 3 types of system resets:

- 1. Hardware reset input
- 2. Power on reset
- 3. Low Power Detection reset

Hardware	After power-on reset		
Program counter	\$000		
CY	Undefined		
Data memory	Undefined		
System register	Undefined		
AC	Undefined		
Timer counter	0		
Timer load register	0		
Interrupt Enable Flags	0		
Interrupt Request Flags	0		
LPD[3:0]	0101		
I/O ports	Input		

Optional Setting

- (a) RESET Pin Internal Pull-up Resistance:
 - 0 = Disable Pull-up resistance (Default)
 - 1 = Enable Pull-up resistance
- (b) Port interrupt source select:
 - 0 = Int. source: PB, PC (Default) 1 = Int. source: PA1 ~ 3, PB0 ~ 3, PC0



Instruction Set

All instructions are one cycle and one-word instructions. The characteristics are memory-oriented operation. Arithmetic and Logical Instruction Accumulator Type

Mnemonic	Instruction Code	Function	Flag Change
ADC X (, B)	00000 0bbb xxx xxxx	$AC \leftarrow Mx + AC + CY$	CY
ADCM X (, B)	00000 1bbb xxx xxxx	AC , $Mx \leftarrow Mx + AC + CY$	CY
ADD X (, B)	00001 0bbb xxx xxxx	$AC \leftarrow Mx + AC$	CY
ADDM X (, B)	00001 1bbb xxx xxxx	AC , $Mx \leftarrow Mx + AC$	CY
SBC X (, B)	00010 0bbb xxx xxxx	$AC \leftarrow Mx + -AC + CY$	CY
SBCM X (, B)	00010 1bbb xxx xxxx	AC , $Mx \leftarrow Mx + -AC + CY$	CY
SUB X (, B)	00011 0bbb xxx xxxx	$AC \leftarrow Mx + -AC + 1$	CY
SUBM X (, B)	00011 1bbb xxx xxxx	AC , $Mx \leftarrow Mx + -AC +1$	CY
EOR X (, B)	00100 0bbb xxx xxxx	$AC \leftarrow Mx \oplus AC$	
EORM X (, B)	00100 1bbb xxx xxxx	AC , $Mx \leftarrow Mx \oplus AC$	
OR X (, B)	00101 0bbb xxx xxxx	$AC \leftarrow Mx \mid AC$	
ORM X (, B)	00101 1bbb xxx xxxx	$AC, Mx \leftarrow Mx \mid AC$	
AND X (, B)	00110 0bbb xxx xxxx	AC ← Mx & AC	
ANDM X (, B)	00110 1bbb xxx xxxx	AC, Mx ← Mx & AC	
SHR	11110 0000 000 0000	0 → AC [3]; AC [0] →CY; AC shift right one bit	CY

Immediate Type

Mnem	onic	Instruction Code	Function	Flag Change
ADI	X, I	01000 iiii xxx xxxx	$AC \leftarrow Mx + I$	CY
ADIM	X, I	01001 iiii xxx xxxx	AC, $Mx \leftarrow Mx + I$	CY
SBI	X, I	01010 iiii xxx xxxx	$AC \leftarrow Mx + -I +1$	CY
SBIM	X, I	01011 iiii xxx xxxx	AC, $Mx \leftarrow Mx + -I + 1$	CY
EORIM	X, I	01100 iiii xxx xxxx	$AC,Mx\leftarrowMx\oplusI$	
ORIM	X, I	01101 iiii xxx xxxx	AC , $Mx \leftarrow Mx \ v \ I$	
ANDIM	X, I	01110 iiii xxx xxxx	AC, $Mx \leftarrow Mx \wedge I$	

^{*} In the assembler ASM66 V1.0, EORIM mnemonic is EORI. However, EORI has the same operation identical with EORIM. It is true for the ORIM with respect to ORI, and ANDIM with respect to ANDI.

Decimal Adjust

Mnemonic	Instruction Code	Function	Flag Change
DAA X	11001 0110 xxx xxxx	AC, Mx ← Decimal adjust for add.	CY
DAS X	11001 1010 xxx xxxx	AC, Mx ← Decimal adjust for sub.	CY

Transfer Instruction

Mnemonic	Instruction Code	Function	Flag Change
LDA X (, B)	00111 0bbb xxx xxxx	$AC \leftarrow Mx$	
STA X (, B)	00111 1bbb xxx xxxx	$Mx \leftarrow AC$	
LDI X, I	01111 iiii xxx xxxx	AC, Mx ← I	



Control Instruction

Mnemonic	Instruction Code	Function	Flag Change
BAZ X	10010 xxxx xxx xxxx	$PC \leftarrow X \text{ if } AC = 0$	
BNZ X	10000 xxxx xxx xxxx	$PC \leftarrow X \text{ if } AC \neq 0$	
BC X	10011 xxxx xxx xxxx	$PC \leftarrow X \text{ if } CY = 1$	
BNC X	10001 xxxx xxx xxxx	$PC \leftarrow X \text{ if } CY \neq 1$	
BA0 X	10100 xxxx xxx xxxx	PC ← X if AC (0) = 1	
BA1 X	10101 xxxx xxx xxxx	PC ← X if AC (1) = 1	
BA2 X	10110 xxxx xxx xxxx	PC ← X if AC (2) = 1	
BA3 X	10111 xxxx xxx xxxx	PC ← X if AC (3) = 1	
CALL X	1100n 2000 2000	ST ← CY; PC + 1	
CALL X	1100p xxxx xxx xxxx	$PC \leftarrow X (Not include p)$	
	11010 000h hhh IIII	$PC \leftarrow ST; TBR \leftarrow hhhh;$	
RTNW H,L	11010 000111111111111	AC ←IIII	
RTNI	11010 1000 000 0000	CY;PC ← ST	CY
HALT	11011 0000 000 0000		
STOP	11011 1000 000 0000		
JMP X	1110p xxxx xxx xxxx	PC ← X (Include p)	
TJMP	11110 1111 111 1111	PC ←(PC11-PC8) (TBR) (AC)	
NOP	11111 1111 111 1111	No Operation	

Where,

PC	Program counter	I	Immediate data
AC	Accumulator	⊕	Logical exclusive OR
-AC	Complement of accumulator	I	Logical OR
CY	Carry flag	&	Logical AND
Mx	Data memory	bbb	RAM bank = 000
Р	ROM page = 0		
ST	Stack	TBR	Table Branch Register



Absolute Maximum Rating*

DC Supple Voltage -0.3V to +7.0VInput Voltage . . . -0.3V to VDD +0.3VOperating Ambient Temperature . . -10°C to +60°C Storage Temperature . . . -55°C to +125°C

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device under these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics (VDD = 3.0V, GND = 0V, TA = 25°C, Fosc = 455KHz, unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
VDD	Operating Voltage	2.4	3.0	3.6	V	
lop	Operating Current		0.3	1	mA	All output pins unload (Execute NOP instruction)
ls _{B1}	HALT Current		40		μΑ	OSC: 400K, CPU halt, ALL output pins unload, LPD off
ISB2	STOP Current			1	μΑ	OSC STOP. ALL output pins unload, LPD off
IREM1	REM Sink Current	0.3			mA	Vo = 0.3V
lREM2	REM Driving Current	-5	-9		mA	Vo = 1V
VIL1	Input Low Voltage	GND		VDD * 0.2	V	I/O ports, pins tri-state.
VIL2	Input Low Voltage	GND		VDD * 0.15	V	RESET
VIL3	Input Low Voltage	GND		VDD * 0.3	V	OSCI (Driven with external clock, for reference)
VIH1	Input High Voltage	VDD * 0.7		VDD	V	I/O Ports, pins tri-state
VIH2	Input High Voltage	8.0 * סס		VDD	V	RESET
VIH3	Input High Voltage	VDD * 0.7		VDD	V	OSCI (Driven with external clock, for reference)
liH1	High-level Input Current			0.2	μА	I/O ports; V I/O = 3.0V
liH2	High-level Input Current		1	5	μА	$V_{\overline{RESET}} = V_{DD}$
lIL1	Low-level Input Current	-10		-30	μА	I/O ports with pull-up; Vi/o = GND
l _{IL2}	Low-level Input Current			-1	μΑ	I/O ports with no pull-up; Vi/o = GND
lıL3	Low-level Input Current	-3	1	3	μА	For OSCI
lIL4	Low-level Input Current		-15	-30	μА	V _{RESET} = GND + 0.25V (With pull-up)
lıL5	Low-level Input Current	-5			μΑ	V _{RESET} = GND + 0.25V (No pull-up)
Voн	Output High Voltage	VDD - 0.7			V	I/O ports, loн = -1.0mA
Vol	Output Low Voltage			GND + 0.6	٧	I/O ports, IoL = 5mA
Tosc1	Oscillator Start Time			20	ms	Ceramic Oscillator = 400KHz




LPD Circuitry (V_{DD} = 3.0V, GND = 0V, T_A = 25°C, Fosc = 455KHz, unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
VLPD	LPD-detected Voltage	1.8		2.2	V	
ILPD	LPD circuit current		2.0	3.0	μΑ	


AC Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
Тсү	Instruction Cycle Time	1		10	μs	
Tıw	T0 Input Width	(T cy + 40/N)			ns	N = Prescaler divide ratio
Tiwh	High Pulse Width	1/2T ıw			ns	
TIWL	Low Pulse Width	1/2T ıw			ns	

Timing Waveform



T0 Input Waveform





Application Circuit (for reference only)

AP1:

Remote Control (56 Keys)


(1) Oscillator: Ceramic 400KHz - 4MHz

(2) Port A, D: I/O Buffers(3) Port B and C: Input Buffers

(4) Option RESET pin with internal pull-up and C1 can be removed. For higher reliability, C1 needs to be added.

(5) R1 = 0 is possible, but the REM specification is revised to reduce power consumption


(6) $I_{REM} = -5mA (V_{REM} = 1V)$.



AP2:


Remote Control (40 Keys)

The simplified code option will not sink any power consumption since PORTD.1 is short with other I/O ports. Since PORTD.1 can be programmed as input only with pull-up, therefore PORTB or PORTC can be scanned out to detect PORTD.1 option. After detection, PORTD.1 pull-up resistor can be turned off by software if there an option is selected. If there is no option selected, then the pull-up resistor cannot be turned off, so that PORTD.1 will not be floating.





Bonding Diagram



* Substrate connects to GND.

SH66P31A			unit: μm
Pad No	Designation	X	Y
1	PORTC 2	-79.15	787.35
2	PORTC 3	-199.15	787.35
3	PORTD 0	-339.75	787.35
4	PORTD 1	-476.30	559.55
5	REM	-615.45	301.75
6	VDD	-615.45	163.30
7	NC	-615.45	25.10
8	OSCO	-615.45	-94.90
9	OSCI	-615.45	-769.15
10	GND	-407.80	-847.15
11	RESET	-216.70	-801.30
12	PORTA 0	262.15	-813.20
13	PORTA 1	557.05	-835.55
14	PORTA 2	557.05	-685.55
15	PORTA 3	557.05	-565.55
16	PORTB 0	557.05	-420.65
17	PORTB 1	557.05	-163.45
18	PORTB 2	557.05	521.15
19	PORTB 3	322.05	787.35
20	PORTC 0	181.45	787.35
21	PORTC 1	61.45	787.35



Ordering Information


Part No.	Package
SH66P31AH	CHIP FORM
SH66P31A	20L DIP
SH66P31AM	20L SOP



Package Informations

DIP 20L Outline Dimensions

unit: inches/mm



Symbol	Dimensions in inches	Dimensions in mm
Α	0.175 Max.	4.45 Max.
A ₁	0.010 Min.	0.25 Min.
A ₂	0.130 ± 0.010	3.30 ± 0.25
В	0.018 +0.004 -0.002	0.46 +0.10 -0.05
B ₁	0.060 +0.004 -0.002	1.52 +0.10 -0.05
С	0.010 +0.004 -0.002	0.25 +0.10 -0.05
D	1.026 Typ. (1.046 Max.)	26.06 Typ. (26.57 Max.)
E	0.300 ± 0.010	7.62 ± 0.25
E ₁	0.250 Typ. (0.262 Max.)	6.35 Typ. (6.65 Max.)
e ₁	0.100 ± 0.010	2.54 ± 0.25
L	0.130 ± 0.010	3.30 ± 0.25
α	0° ~ 15°	0° ~ 15°
e _A	0.345 ± 0.035	8.76 ± 0.89
S	0.078 Max.	1.98 Max.


Notes:

- 1. The maximum value of dimension D includes end flash.
- 2. Dimension E_1 does not include resin fins.
- 3. Dimension S includes end flash



SOP 20L (W.B.) Outline Dimensions

unit: inches/mm



Symbol	Dimensions in inches	Dimensions in mm
Α	0.106 Max.	2.69 Max.
A1	0.004 Min.	0.10 Min.
A2	0.092 ± 0.005	2.33 ± 0.13
b	0.016 +0.004 -0.002	0.41 +0.10 -0.05
С	0.010 +0.004 -0.002	0.25 +0.10 -0.05
D	0.500 ± 0.02	12.80 ± 0.51
Е	0.295 ± 0.010	7.49 ± 0.25
е	0.050 ± 0.006	1.27 ± 0.15
e 1	0.376 NOM.	9.50 NOM.
HE	0.406 ± 0.012	10.31 ± 0.31
L	0.032 ± 0.008	0.81 ± 0.20
LE	0.055 ± 0.008	1.40 ± 0.20
S	0.042 Max.	1.07 Max.
у	0.004 Max.	0.10 Max.
θ	0° ~ 10°	0° ~ 10°

- 1. The maximum value of dimension D includes end flash.
- Dimension E does not include resin fins.
 Dimension e₁ is for PC Board surface mount pad pitch. Designer reference only.
- 4. Dimension S includes end flash.