



PRELIMINARY



SOLID STATE DEVICES, INC.

14830 Valley View Blvd * La Mirada, Ca 90638



Phone: (562) 404-7855 * Fax: (562) 404-1773

DESIGNER'S DATA SHEET**FEATURES:**

- Rugged construction with poly silicon gate
- Low RDS (on) and high transconductance
- Excellent high temperature stability
- Very fast switching speed
- Fast recovery and superior dv/dt performance
- Increased reverse energy capability
- Low input and transfer capacitance for easy paralleling
- Hermetically sealed surface mount package
- TX, TXV and Space Level screening available
- Replaces IRFM450 Types

SFF450M**SFF450Z****13 AMPS****500 VOLTS****0.4Ω****N-CHANNEL****POWER MOSFET****TO-254 (M)****TO-254Z (Z)****MAXIMUM RATINGS**

CHARACTERISTIC	SYMBOL	VALUE	UNIT
Drain to Source Voltage	V_{DS}	500	Volts
Gate to Source Voltage	V_{GS}	± 20	Volts
Continuous Drain Current	I_D	13	Amps
Operating and Storage Temperature	$T_{op} \text{ \& } T_{stg}$	-55 to +150	$^{\circ}C$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	$^{\circ}C/W$
Total Device Dissipation	P_D	125 95	Watts
	@ TC = 25 $^{\circ}C$ @ TC = 55 $^{\circ}C$		

CASE OUTLINE: TO-254 (Sufix M)**CASE OUTLINE: TO-254Z (Sufix Z)**

For Pin Out Configuration and Optional Lead Bend See Page 2.

NOTE: All specifications are subject to change without notification.
SCDs for these devices should be reviewed by SSDI prior to release.

DATA SHEET #: F00097D

SFF450M SFF450Z

PRELIMINARY



SOLID STATE DEVICES, INC.


14830 Valley View Blvd * La Mirada, Ca 90638
Phone: (562) 404-7855 * Fax: (562) 404-1773

ELECTRICAL CHARACTERISTICS @ T_J = 25°C (Unless Otherwise Specified)

RATING		SYMBOL	MIN	TYP	MAX	UNIT
Drain to Source Breakdown Voltage (VGS =0 V, ID = 250μA)		BV _{DSS}	500	-	-	V
Drain to Source ON State Resistance (VGS = 10 V, ID = 7.2 A)		R _{DS(on)}	-	0.35	0.40	Ω
ON State Drain Current (VDS > ID(on) x RDS(on) Max, VGS = 10 V)		ID(on)	13	-	-	A
Gate Threshold Voltage (VDS = VGS, ID = 250μA)		VGS(th)	2.0	-	4.0	V
Forward Transconductance (VDS ≥ 50 V, IDS = 7.2 A)		gf _s	8.7	131	-	S(Ω)
Zero Gate Voltage Drain Current (V _{DS} = max rated Voltage, V _{GS} = 0V) (V _{DS} = 80% rated V _{DS} , V _{GS} = 0V, T _A = 125°C)		IDSS	- -	- -	250 1000	μA
Gate to Source Leakage Forward Gate to Source Leakage Reverse	At rated VGS	IGSS	- -	- -	+100 -100	nA
Total Gate Charge Gate to Source Charge Gate to Drain Charge	VGS = 10 V 80% rated VDS Rated ID	Qg Qgs Qgd	- - -	83 11 42	120 17 64	nC
Turn on Delay Time Rise Time Turn off DELAY Time Fall Time	VDD =50% rated VDS 50% rated ID RG=6.2Ω, PD=20W	td (on) tr td (off) tf	- - - -	18 44 70 40	27 66 100 60	nsec
Diode Forward Voltage (IS = rated ID, VGS = 0V, TJ = 25°C)		VSD	-	-	1.4	V
Diode Reverse Recovery Time Reverse Recovery Charge	TJ =25°C IF = rated ID di/dt = 100A/μsec	t _{rr} QRR	280 3.2	580 6.7	1200 14	nsec μC
Input Capacitance Output Capacitance Reverse Transfer Capacitance	VGS =0 Volts VDS =25 Volts f =1 MHz	Ciss Coss Crss	- - -	2700 350 75	- - -	pF

For thermal derating curves and other characteristic curves please contact SSDI Marketing Department.

OPTIONAL LEAD BEND CONFIGURATION



SUFFIX MDB & ZDB

SUFFIX MUB & ZUB

PIN ASSIGNMENT

CODE	Configuration	PIN 1	PIN 2	PIN 3
--	Standard	Drain	Source	Gate