

S1M1V085B0J7



8M-bit Static RAM

- Super Low Voltage Operation and Low Current Consumption
- ●Access Time 70ns (2.4V)
- ●524,288 Words x 16-bit / 1,048,576 Words x 8-bit Asynchronous
- Wide Temperature Range

■ DESCRIPTION

The S1M1V085B0J7 is a 524,288 words x 16-bit (Word-mode) / 1,048,576 words x 8-bit (Byte-mode) asynchronous, random access memory on a monolithic CMOS chip. It is possible to select Word-mode or Byte-mode by CIO-pin: CIO=VDD for Word-mode and CIO=VSS for Byte-mode. Its very low standby power requirement makes it ideal for applications requiring non-volatile storage with back-up batteries. The asynchronous and static nature of the memory requires no external clock and no refreshing circuit. It is possible to control the data width by the data byte control for Word-mode. 3-state output allows easy expansion of memory capacity. The temperature range of the S1M1V085B0J7 is from –40 to 85°C, and it is suitable for the industrial products.

■ FEATURES

◆ Fast Access time 70ns (2.4V)

● Low supply current LL Version

● Completely static No clock required


Supply voltage 2.4V to 3.0V

3-state output with wired-OR capability


Non-volatile storage with back-up batteries

Package S1M1V085B0J TFBGA-48 pin (Tape CSP)

■ BLOCK DIAGRAM



■ PIN CONFIGURATION



■ PIN DESCRIPTION

A0 to A18	Address Input
SA	Address Input (Byte-mode use)
WE	Write Enable
ŌĒ	Output Enable
CS1	Chip Select1
CS2	Chip Select2
<u>LΒ</u>	LOWER Byte Enable (Word-mode use)
ŪB	UPPER Byte Enable (Word-mode use)
I/O1 to 16	Data I/O
CIO	Word-mode/Byte-mode Selection
Vdd	Power Supply (2.4V to 3.0V)
Vss	Power Supply (0V)
NC	No connection

■ ABSOLUTE MAXIMUM RATINGS

 $(V_{SS}=0V)$

			(133 01)
Parameter	Symbol	Ratings	Unit
Supply voltage	V_{DD}	– 0.5 to 3.6	V
Input voltage	VI	-0.5 to $V_{DD} + 0.3$	V
Input/Output voltage	V _{I/O}	-0.5 to $V_{DD} + 0.3$	V
Power dissipation	P _D	0.5	W
Operating temperature	T _{opr}	– 40 to 85	°C
Storage temperature	T _{stg}	- 65 to 150	°C
Soldering temperature and time	T _{sol}	260°C, 10s (at lead)	_

 $^{^{*}}$ V_I,V_{I/O} (Min.) = -2.0V (when pulse width is less than 50ns)

■ DC RECOMMENDED OPERATING CONDITIONS

 $(Ta = -40 \text{ to } 85 \, ^{\circ}\text{C})$

Parameter	Symbol	$V_{DD} = 2.4 \text{ to } 3.0 \text{V}$					
T arameter	Symbol	Min.	Тур.	Max.	Unit		
Supply voltage	V_{DD}	2.4	2.7	3.0	V		
Supply voltage	V _{SS}	0.0	0.0	0.0	V		
lanut valtaga	V _{IH}	0.75V _{DD}	_	V _{DD} +0.3	V		
Input voltege	V _{IL}	- 0.3*	_	0.3	V		

^{*}if pulse width is less than 50ns it is - 2.0V

■ ELECTRICAL CHARACTERISTICS

DC Electrical Characteristics

 $(V_{SS} = 0V, Ta = -40 \text{ to } 85 ^{\circ}C)$

Dovometer	Cumhal	O a sa distinua		V _D	OV		
Parameter	Symbol	Conditions	Conditions			Max.	Unit
Input leakage current	ILI	$V_I = 0$ to V_I	OD	-1.0	_	1.0	μΑ
Output leakage current	I _{LO}	$\overline{\text{LB}}$ and $\overline{\text{UB}}$ = VII $\overline{\text{CS1}}$ = V _{IH} or CS2 : $\overline{\text{WE}}$ =VIL or $\overline{\text{OE}}$ = V _{IH} ,V _I /	= V _{IL or}	-1.0	ı	1.0	μА
High level output voltage	V _{OH}	I _{OH}	−0.5mA	1.8	I	ı	V
Thigh lover output voltage	VOH	·ОН	–100μA	V _{DD} -0.2	_	_	V
Low level output voltage	V _{OL}		0.5mA	_	_	0.4	\ _V
Low level output voltage		I _{OL}	100μΑ	_	-	0.2	V
Standby supply current	I _{DDS}	CS1 = V _{IH or} C	_	_	1.0	mA	
Claridady Supply Current	I _{DDS1}	$\overline{\text{CS1}} = \text{CS2} \ge \text{V}_{\text{DD}} - 0.2 \text{V}_{\text{C}}$	_	0.5	15	μΑ	
Average operating current	I _{DDA}	$V_I = V_{IL} \text{ or } V_{I/O} = 0 \text{mA}, \text{ tcyc}$	_	25	35	mA	
Average operating current	I _{DDA1}	$V_{I} = V_{IL} \text{ or } V_{I/O} = 0 \text{mA}, \text{ tcyc}$	_	3.0	5.0	mA	
Operating Supply Current	I _{DDO}	$V_I = V_{IL} \text{ or } V_{II}$ $I_{I/O} = 0 \text{mA}$	4	_	3.0	5.0	mA

^{*1 :} Typical values are measured at Ta = 25° C and V_{DD} = 2.85V

● Terminal Capacitance

 $(Ta = 25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Address Capacitance	C _{ADD}	$V_{ADD} = 0V$	_	_	8	pF
Input Capacitance	Cı	$V_I = 0V$	_	_	8	pF
I/O Capacitance	C _{I/O}	$V_{I/O} = 0V$	_	_	10	pF

Note: This parameter is made by the inspection data of sample, not of all products

AC Electrical Characteristics

O Read Cycle

 $(V_{SS} = 0V, Ta = -40 \text{ to } 85^{\circ}C)$

				(133 01) 1	
		_	S1M1V		
Parameter	Symbol	Test Conditions	2.4 to	3.0V	Unit
		Conditions	Min.	Max.	
Read cycle time	t _{RC}	1	70	_	ns
Address access time	t _{ACC}	1	-	70	ns
CS1 access time	t _{ACS1}	1	-	70	ns
CS2 access time	t _{ACS2}	1	-	70	ns
OE access time	t _{OE}	1	-	40	ns
LB, UB access time*	t _{AB}	1	-	40	ns
CS1 output set time	t _{CLZ1}	2	5	_	ns
CS2 output set time	t _{CLZ2}	2	5	_	ns
CS1 output floating	t _{CHZ1}	2	1	30	ns
CS2 output floating	t _{CHZ2}	2	1	30	ns
LB, UB output set time*	t _{BLZ}	2	0	_	ns
LB, UB output floating*	t _{BHZ}	2	_	30	ns
OE output set time	t _{OLZ}	2	0	_	ns
OE output floating	t _{OHZ}	2	_	30	ns
Output hold time	t _{OH}	1	5	_	ns

^{*}Word-mode only

O Write Cycle

 $(V_{SS} = 0V, Ta = -40 \text{ to } 85^{\circ}C)$

		_	S1M1V	085B0J7		
Parameter	Symbol	Test Conditions	2.4 to	3.0V	Unit	
		Conditions	Min.	Max.		
Write cycle time	t _{WC}	1	70	_	ns	
Chip select time (CS1)	t _{CW1}	1	60	_	ns	
Chip select time (CS2)	t _{CW2}	1	60	_	ns	
Address enable time	t _{AW}	1	60	_	ns	
Address setup time	t _{AS}	1	0	_	ns	
Write pulse width	t _{WP}	1	55	_	ns	
LB, UB select time *	t _{BW}	1	60	_	ns	
Address hold time	t _{WR}	1	0	_	ns	
Data setup time	t _{DW}	1	35	_	ns	
Data hold time	t _{DH}	1	0	_	ns	
WE output floating	t _{WHZ}	2	_	30	ns	
WE output set time	t _{OW}	2	5	_	ns	


^{*}Word-mode only

- *1 Test Conditions
 - 1. Input pulse level: 0.3V to 0.8VDD (2.4V to 3.0V)
 - $2. \ t_r = t_f = 5 ns$
 - 3. Input and output timing reference levels :1/2VDD (2.4V to 3.0V)
 - 4. Output load : CL = 100pF (Includes Jig Capacitance)


/O O CL T


*2 Test Conditions


- 1. Input pulse level: 0.3V to 0.8Vpp (2.4V to 3.0V)
- 2. $t_r = t_f = 5ns$
- 3. Input timing reference levels :1/2VDD (2.4V to 3.0V)
- 4. Output timing reference levels : $\pm 200 \text{mV}$ (The level changed from stable output voltage level)
- 5. Output load :CL = 5pF (Includes Jig Capacitance)





● Timing Chart (Word-mode)













Note: *1 During read cycle time, WE is to be "High" level.


*2 In write cycle time that is controlled by $\overline{CS1}$ or CS2, output buffer is to be "Hi-Z" state even if \overline{OE} is "Low" level.


3 When output buffer is in output state, be careful that do not input the opposite signals to the output data.

● Timing Chart (Byte-mode)









Note: *1 During read cycle time, WE is to be "High" level.

- *2 In write cycle time that is controlled by $\overline{\text{CS1}}$ or CS2, output buffer is to be "Hi-Z" state even if $\overline{\text{OE}}$ is "Low" level.
- *3 When output buffer is in output state, be careful that do not input the opposite signals to the output data.


• DATA RETENTION CHARACTERISTIC WITH LOW VOLTAGE POWER SUPPLY

 $(Vss = 0V, Ta = -40 \text{ to } 85^{\circ}C)$


Parameter	Symbol	Conditions	Min.	Тур.*	Max.	Unit
Data retention supply voltage	V_{DDR}		1.2	_	3.0	V
Data retention curren	I _{DDR}	$V_{DDR} = 2.5V$ $\overline{CS1} = CS2 \ge V_{DD} - 0.2V \text{ or } CS2 \le 0.2V$	_	0.4	13	μА
Data hold time	t _{CDR}		0	_	_	ns
Operation recovery time	t _R		100	_	ı	ns

^{*:} Reference data at Ta=25°C

Data retention timing (CS1 Control)



Data retention timing (CS2 Control)



■ FUNCTIONS

Truth Table

<Word-mode>

CIO	CS1	CS2	ŌĒ	WE	SA	LB	UB	I/O1 to 8	I/O9 to 16	MODE	I _{DD}
Н	Н	Х	Х	Х	Х	X	Х	High-Z	High-Z	Not Selected	I _{DDS} , I _{DDS1}
Н	Х	L	X	Х	Х	Х	Х	High-Z	High-Z	Not Selected	I _{DDS} , I _{DDS1}
Н	L	Н	Χ	Х	Χ	Η	Η	High-Z	High-Z	Output disable	I _{DDA} , I _{DDA1}
Н	L	I	Н	Н	X	X	Χ	High-Z	High-Z	Output disable	I _{DDA} , I _{DDA1}
Н	L	I	L	Н	Χ	L	L	Data Out	Data Out	Word Read	I _{DDA} , I _{DDA1}
Н	L	I	L	Н	Χ	L	Н	Data Out	High-Z	Lower Byte Read	I _{DDA} , I _{DDA1}
Н	L	Η	L	Н	X	Η	Г	High-Z	Data Out	Upper Byte Read	I _{DDA} , I _{DDA1}
Н	L	Н	Χ	L	X	L	L	Data In	Data In	Word Write	I _{DDA} , I _{DDA1}
Н	L	Н	Х	L	Х	L	Н	Data In	High-Z	Lower Byte Write	I _{DDA} , I _{DDA1}
Н	L	Н	Χ	L	Χ	Η	L	High-Z	Data In	Upper Byte Write	I _{DDA} , I _{DDA1}

X: High or Low

<Byte-mode>

CIO	CS1	CS2	ŌE	WE	SA	LB	UB	I/O1 to 8	I/O9 to 16	MODE	I _{DD}
L	Н	Х	Х	Х	Х	X	Х	High-Z	High-Z	Not Selected	I _{DDS} , I _{DDS1}
L	Х	L	Х	Х	Х	Х	Х	High-Z	High-Z	Not Selected	I _{DDS} , I _{DDS1}
L	L	Н	Н	Н	SA	Χ	Х	High-Z	High-Z	Output disable	I _{DDA} , I _{DDA1}
L	L	Н	L	Н	SA	X	X	Data Out	High-Z	Byte Read	I _{DDA} , I _{DDA1}
L	L	Н	X	L	SA	X	X	Data In	High-Z	Byte Write	I _{DDA} , I _{DDA1}

Selection of Word-mode or Byte-mode

It is possible to select Word-mode (262,144 words x 16-bit) or Byte-mode (524,288 words x 8-bit) by CIO-pin: CIO=VDD for Word-mode and CIO=Vss for Byte-mode.

During Reading data, Writing date, Standby mode, or Data retention, do not change the voltage on CIO.

(1) Word-mode (262,144 words x 16-bit)

In case of Word-mode, SA-pin is invalid and "High" or "Low" can be applied.

It is possible to control the data width by UB and LB pins.

(2) Byte-mode (524,288 words x 8-bit)

In case of Byte-mode, SA-pin can be used as an address pin.

UB and LB pins are invalid and "High" or "Low" can be applied.

And I/O 9 to 16 are in "Hige-Z" states.

Reading data

Word-mode

It is possible to control the data width by LB and UB pins.

(1) Reading data from lower byte

Data is able to be read when the address is set while holding CS1 = "Low", CS2= "High", OE = "Low", LB = "Low", and WE = "High".

(2) Reading data from upper byte

Data is able to be read when the address is set while holding $\overline{\text{CS1}}$ = "Low", CS2= "High", $\overline{\text{OE}}$ ="Low", $\overline{\mathsf{UB}}$ = "Low", and $\overline{\mathsf{WE}}$ = "High".

(3) Reading data from both bytes

Data is able to be read when the address is set while holding $\overline{CS1}$ = "Low", $\overline{CS2}$ = "High", \overline{OE} ="Low", $\overline{\mathsf{UB}} = \mathsf{"Low"}, \overline{\mathsf{LB}} = \mathsf{"Low"}, \text{ and } \overline{\mathsf{WE}} = \mathsf{"High"}.$

X : High or Low SA : available as address

Byte-mode

(1) Reading data from byte

Data is able to read when address and SA are set while holding $\overline{CS1}$ = "Low", $\overline{CS2}$ = "High", \overline{OE} ="Low", and \overline{WE} = "High".

Since I/O pins are in "Hi-Z" state when \overline{OE} = "High", the data bus line can be used for any other objective, then access time is apparently able to be cut down.

Writing data

Word-mode

(1)Writing data into lower byte

There are the following four ways of writing data into the memory.

- i) Hold CS2 = "High", WE = "Low", UB = "High", and LB = "Low", set address and give "Low" pulse to CS1.
- ii) Hold CS1 = "Low", WE = "Low", UB = "High", and LB = "Low", set address and give "High" pulse to CS2.
- iii) Hold CS1 = "Low", CS2 = "High", \overline{UB} = "High", and LB = "Low", set address and give "Low" pulse to \overline{WE} .
- iv) Hold CS1 = "Low", CS2 = "High", WE = "Low", and UB = "High", set address and give "Low" pulse to LB.

Anyway, data on I/O pins are latched up into the memory cell during $\overline{\text{CS1}}$ = "Low", CS2 ="High", $\overline{\text{WE}}$ and $\overline{\text{LB}}$ = "Low".

(2)Writing data into upper byte

There are the following four ways of writing data into the memory.

- i) Hold CS2 = "High", \overline{WE} = "Low", \overline{LB} = "High", and \overline{UB} = "Low", set address and give "Low" pulse to $\overline{CS1}$.
- ii) Hold CS1 = "Low", WE = "Low", LB = "High", and UB = "Low", set address and give "High" pulse to CS2.
- iii) Hold CS1 = "Low", CS2 = "High", LB = "High", and UB = "Low", set address and give "Low" pulse to WE.
- iv) Hold $\overline{\text{CS1}}$ = "Low", CS2 = "High", WE = "Low", and LB = "High", set address and give "Low" pulse to $\overline{\text{UB}}$.

Anyway, data on I/O pins are latched up into the memory cell during $\overline{CS1}$ = "Low", $\overline{CS2}$ ="High", \overline{WE} and \overline{UB} = "Low".

(3) Writing data into both bytes

There are the following four ways of writing data into the memory.

- i) Hold CS2 = "High", \overline{WE} = "Low", \overline{LB} and \overline{UB} = "Low", set address and give "Low" pulse to $\overline{CS1}$.
- ii) Hold CS1 = "Low", WE = "Low", LB and UB = "Low", set address and give "High" pulse to CS2.
- iii) Hold $\overline{CS1}$ = "Low", $\overline{CS2}$ = "High", \overline{LB} and \overline{UB} = "Low", set address and give "Low" pulse to \overline{WE} .
- iv) Hold $\overline{\text{CS1}}$ = "Low", CS2 = "High", $\overline{\text{WE}}$ = "Low", set address and give "Low" pulse to $\overline{\text{LB}}$ and $\overline{\text{UB}}$.

Anyway, data on I/O pins are latched up into the memory cell during $\overline{CS1}$ = "Low", $\overline{CS2}$ = "High", \overline{WE} = "Low", \overline{UB} and \overline{LB} = "Low".

Byte-mode

(1)Writing data into byte

There are the following three ways of writing data into the memory.

- i) Hold CS2 = "High", \overline{WE} = "Low", set address and SA, then give "Low" pulse to $\overline{CS1}$.
- ii) Hold $\overline{CS1}$ = "Low", \overline{WE} = "Low", set address and SA, then give "High" pulse to CS2.
- iii) Hold CS1 = "Low", CS2 = "High", set address and SA, then give "Low" pulse to WE.

Anyway, data on I/O pins are latched up into the memory cell during $\overline{CS1}$ = "Low", CS2 ="High", and \overline{WE} = "Low".

As DATA I/O pins are in "Hi-Z" when $\overline{CS1}$ = "High", CS2 = "Low", \overline{OE} = "High", or \overline{LB} and \overline{UB} = "High" (Word-mode), the contention on the data bus can be avoided. But while I/O pins are in the output state, the data that is opposite to the output data should not be given.

Standby mode


When $\overline{\text{CS1}}$ is "High" or CS2 is "Low" the chip is in the standby mode (only retaining data operation). In this case data I/O pins are Hi-Z, and all inputs of addresses, $\overline{\text{WE}}$, $\overline{\text{OE}}$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and data are inhibited.

When $\overline{CS1} = CS2 \ge V_{DD}$ - 0.2V or $CS2 \le 0.2V$, there is almost no current flow except through the high resistance parts of the memory.

Data retention at low voltage

In case of the data retention in the standby mode, the power supply can be gone down till the specified voltage. But it is impossible to write or read in this mode.

■ PACKAGE DIMENSIONS



THIS PAGE IS BLANK.

S1M1V085B0J7

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2001, All rights reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department Europe & U.S.A

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5812 FAX: 042-587-5564

ED International Marketing Department Asia

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5814 FAX: 042-587-5110

■ EPSON Electronic Devices Website http://www.epson.co.jp/device/



First issue March, 2001 Printed in Japan (