

# Charge-pump Step Down Regulator with Power Saving Mode

Preliminary

The S1F78520 is a power IC which can generate two stabilized output voltages of 3.3 V (or 2.9 V or 2.5 V) and 2.5 V (or 2.0 V or 1.8 V) using the Li-ion battery. The 3.3 V range output is being generated through the LDO (series regulator). The 2.5 V range output is being generated through the charge pump type DC/DC converter consisting of built-in CMOS transistors. Since the voltages are being stabilized by adjustments of the charge pump DC/DC switching frequencies, higher conversion efficiencies as compared with the conventional series regulators can be acquired. Since the S1F78520 does not require external transistors, coils nor diodes, it is most suitable for the down sizing purpose and for reduction of the current consumption.

[illegible]

## ■ BLOCK DIAGRAM




Fig. 1 Block diagram

## ■ DESCRIPTIONS FOR THE BLOCK DIAGRAM

### (1) Oscillation circuit

This is the circuit to make oscillations by connecting a resistance to the ROOSC1 pin and by supplying a constant current.

### (2) Low voltage detection circuit

This circuit makes low voltage detections by monitoring the input voltage through the VDD pin. Provision of a hysteresis width is effective to prevent occurrences of unstable outputs (causing oscillations) while performing low voltage detecting operations. For setting of the detecting voltages, use of either of the internal voltage setting fixed to the IC or the external voltage setting pin VSENS is selectable through the VSEL pin.

### (3) Voltage dropping type charge pump

The specified voltage is being output by voltage drops effected by the charge pump upon the inputted supply voltage  $VDD^* - VSS^*$  and using the  $VSS^*$  potential as the reference voltage. The specified voltage is selectable (2.5 V or 2.0 V or 1.8 V) through the external pins VO2LV1, VO2LV0.

Also, the voltages are being stabilized by adjusting the switching frequencies of the charge pump. This circuit can drastically suppress the current consumption under the standby mode (light load).

### (4) LDO (series regulator)

It stabilizes the voltage of the levels below the input supply voltage. The specified voltage is selectable (3.3 V or 2.9 V or 2.5 V) through the external pins VO1LV1, VO1LV0.

### (5) Power good detection circuit

This circuit detects the power good signals when the output pins VOUT1 and VOUT2 are satisfying the specified voltage. Delay setting can be made for the power good signals by connecting a capacitor and a resistor to the external setting pin CPG.

### (6) Bias circuit

This circuit generates the reference voltage and reference current which are necessary for this IC.

### (7) Shut down


Operations of all the circuits can be interrupted by setting the shut down pin XPOFF to the  $VSS^*$  level.

<Note>  $VDD^* = VDD, VDD2, VSS^* = VSS, VSS2, VSS3$

# S1F78520

## PIN ASSIGNMENT

SSOP3–24pin S1F78520M0A0



Pin No.	Pin name	Pin No.	Pin name
1	XPOFF	13	XVDET
2	VO2LV0	14	VSENS
3	VO2LV1	15	VDD
4	C1N	16	VSEL
5	C1P	17	VSS3
6	VOUT2	18	VOUT1
7	PG	19	VDD2
8	CPG	20	C2P
9	ROSC1	21	C2N
10	Vss	22	VO1LV1
11	OSCIN	23	VO1LV0
12	XSTBY	24	VSS2

## ■ PIN DESCRIPTION

### (1) Function pins

Pin name	I/O	Pin No.	Function																	
VO1LV1	I	22	VOUT1 Output voltage level designating pin. <table><tr><th colspan="2">Pin setting</th><th rowspan="2">Output voltage</th></tr><tr><th>VO1LV1</th><th>VO1LV0</th></tr><tr><td>VSS* level</td><td>VSS* level</td><td>3.3V</td></tr><tr><td>VSS* level</td><td>VDD* level</td><td>2.9V</td></tr><tr><td>VDD* level</td><td>VSS* level</td><td>2.5V</td></tr><tr><td>VDD* level</td><td>VDD* level</td><td>Not for use</td></tr></table>	Pin setting		Output voltage	VO1LV1	VO1LV0	VSS* level	VSS* level	3.3V	VSS* level	VDD* level	2.9V	VDD* level	VSS* level	2.5V	VDD* level	VDD* level	Not for use
Pin setting		Output voltage																		
VO1LV1	VO1LV0																			
VSS* level	VSS* level	3.3V																		
VSS* level	VDD* level	2.9V																		
VDD* level	VSS* level	2.5V																		
VDD* level	VDD* level	Not for use																		
VO1LV0	I	23																		
VO2LV1	I	3	VOUT2 Output voltage level designating pin. <table><tr><th colspan="2">Pin setting</th><th rowspan="2">Output voltage</th></tr><tr><th>VO2LV1</th><th>VO2LV0</th></tr><tr><td>VSS* level</td><td>VSS* level</td><td>2.5V</td></tr><tr><td>VSS* level</td><td>VDD* level</td><td>2.0V</td></tr><tr><td>VDD* level</td><td>VSS* level</td><td>1.8V</td></tr><tr><td>VDD* level</td><td>VDD* level</td><td>Not for use</td></tr></table>	Pin setting		Output voltage	VO2LV1	VO2LV0	VSS* level	VSS* level	2.5V	VSS* level	VDD* level	2.0V	VDD* level	VSS* level	1.8V	VDD* level	VDD* level	Not for use
Pin setting		Output voltage																		
VO2LV1	VO2LV0																			
VSS* level	VSS* level	2.5V																		
VSS* level	VDD* level	2.0V																		
VDD* level	VSS* level	1.8V																		
VDD* level	VDD* level	Not for use																		
VO2LV0	I	2																		
ROSC1	O	9	Pin to connect the external resistor for adjustment of the oscillating current.																	
XSTBY	I	12	This is the standby pin. Under the standby mode (light load), the internal structure of the IC can be operated by low current consumption when this signal is set to the VSS* level.																	
VSNS	I	14	Detecting voltage inputting pin for the low voltage detection circuit. This is effective only when the eternal setting is being selected.																	
VSEL	I	16	Detecting voltage selecting pin for the low voltage detection circuit. The detecting voltage inputting pin VSNS becomes valid when this pin is set to the VSS* level. The detection voltage generated inside the IC becomes valid when this pin is set to the VDD* level.																	
XPOFF	I	1	This is the shut down pin. Set this pin to the VDD* level while the IC is in operation. Operations of all the circuits will be interrupted when this signal is set to the VSS* level, bringing the IC into the shut down state and making the output pins XVDET, PG to open state.																	
CPG	I	8	Delay time setting pin for the power good signals.																	
C1P	O	5	Positive side connection pin for the flying capacitor C1 for generation of the VOUT2 output voltage.																	
C1N	O	4	Negative side connection pin for the flying capacitor C1 for generation of the VOUT2 output voltage.																	
C2P	O	20	Positive side connection pin for the flying capacitor C2 for generation of the VOUT2 output voltage.																	
C2N	O	21	Negative side connection pin for the flying capacitor C2 for generation of the VOUT2 output voltage.																	
XVDET	O	13	This is the detection result output pin for the low voltage detection circuit. The output state is Nch open drain. It outputs the VSS* level when the input power pin VDD is at the low voltage level.																	
PG	O	7	This is the power good signal pin for the output power pins POUT1 and POUT2. The output state is Nch open drain. It goes open when both of the above output power pins are satisfying the specified voltage.																	

# S1F78520

## (2) Power pins

Pin name	I/O	Pin No.	Function
VDD	I	15	Positive side input power pin.
VDD2	I	19	Positive side input power pin.
VSS	I	10	Negative side input power pin.
VSS2	I	24	Negative side input power pin.
VSS3	I	17	Negative side input power pin.
VOUT1	O	18	LDO (series regulator) put0put power pin.
VOUT2	O	6	Voltage dropping type charge pump output power pin.

<Note 1> Connect the VDD and VDD2 each other externally and keep them at the same potential level.

<Note 2> Connect the VSS < VSS2 and VSS3 each other externally and keep them at the same potential level.

## (3) Testing pin

Pin name	I/O	Pin No.	Function
OSCIN	I	11	Normally open.

## ■ FUNCTIONAL DESCRIPTION

### ● Operational description

By use of the standby input signals, high conversion efficiencies can be acquired under heavy loads, while low current consumption operations can be realized under light load state.

Generating voltage levels are:

- LDO (series regulator) output voltage [3.3 V or 2.9 V or 2.5 V]\*1 (VOUT1)
- Voltage dropping type charge pump output voltage [2.5 V or 2.0 V or 1.8 V]\*2 (VOUT2)

\*1: Selection of 3.3 V or 2.9 V or 2.5 V is to be designated by use of the external pins VO1LV1, VO1LV0.

\*2: Selection of 2.5 V or 2.0 V or 1.8 V is to be designated by use of the external pins VO2LV1, VO2LV0.

The VOUT1 output voltage is being generated by stabilizing the potential difference occurring between “VDD\* – VSS\*” using the VSS\* potential as the reference voltage.

While the VOUT2 voltage is being generated after selection of the optimum voltage dropping ratio among different voltage dropping ratios for the voltage dropping type charge pump to let it work on the potential difference occurring between “VDD\* – VSS\*” using the VSS\* potential as the reference voltage and stabilizing the voltage by fine adjustments of the switching frequencies. Since an extra voltage stabilizing circuit is not being used for the output, high conversion efficiencies can be acquired.

Indicated below is the system configuration diagram for the power circuit.




Fig. 2 System configuration diagram

### ● Oscillation circuit

The S1F78520 incorporates an oscillation circuit for the voltage dropping clock. This circuit is to be used connecting the oscillation current adjusting external resistor ROSC between the ROSC1 pin and the VSS. The oscillation circuit will stop operation under shut down state (XPOFF = VSS\* level). Also, the oscillation will be interrupted by setting the ROSC1 pin to the VDD\* level or by making the pin into open state.

As the oscillation current adjusting external resistance, we recommend use of  $ROSC = (TBD) \Omega$ .

## ● Standby mode

By setting the standby mode signal XSTBY externally, current consumption of this IC can be suppressed drastically.

The time required after the mode change is made with the standby pin until the internal mode of the IC is stabilized should be (TBS) max. 10ms to min. 0s. Complete timing design should be effected when using the standby mode.

XSTBY pin	Mode name	Max. output current	Self-consumption current (Under no load state)
VDD* level	Normal mode (Under heavy load state)	VOUT1:(100 mA) (TBD) VOUT2:(80 mA) (TBD)	(TBD) 100 $\mu$ A
VSS* level	Standby mode (Under light load state)	VOUT1:(1 mA) (TBD) VOUT2:(100 $\mu$ A) (TBD)	(TBD) 20 $\mu$ A




Fig. 3 below indicates a mode changing timing example.



## ● Low voltage detection circuit

This circuit makes low voltage detections by monitoring the input voltage through the VDD pin. For setting of the detecting voltages, use of either of the internal voltage setting fixed to the IC or the external voltage setting pin VSENS is selectable through the external input pin VSEL.

VSEL pin	Detecting voltage selection	Detecting voltage value
VSS* level	External pin VSENS	–VDET: (According to the formula 7.4.2) +VDET: (According to the formula 7.4.4)
VDD* level or Open	Internal voltage setting fixed to the IC	–VDET: 3.30 V (TBD) +VDET: 3.39 V (TBD)

The detecting voltage (–VDET) in case of external voltage setting will be the VDD voltage value satisfying the following formulae.

$$V_{REF1} \geq V_{DD} \cdot (R_b)/(R_a + R_b) = V_{SENS} \dots\dots\dots \text{(Formula 7.4.1)}$$

Consequently,

$$V_{DD} \leq V_{REF1} \cdot (R_a + R_b)/(R_b) \text{ [V]} \dots\dots\dots \text{(Formula 7.4.2)}$$

can be established.

Also, the cancelling voltage (+VDET) in case of external voltage setting will be the VDD voltage value satisfying the following formulae.

$$V_{REF2} \leq V_{DD} \cdot (R_b)/(R_a + R_b) = V_{SENS} \dots\dots\dots \text{(Formula 7.4.3)}$$

Consequently,

$$V_{DD} \geq V_{REF2} \cdot (R_a + R_b)/(R_b) \text{ [V]} \dots\dots\dots \text{(Formula 7.4.4)}$$

can be established.

Fig. 4 below shows the block diagram for the external setting.




Fig. 4 Block diagram for the external setting

## ● Power good detection circuit

Power good signals are detected when both of the output pins VOUT1 and VOUT2 are satisfying the specified voltage.

As for the power good detection range, provision of a hysteresis width for the lower limit value of detection according to Fig. 5 indicated below is effective to prevent occurrences of unstable power good signal outputs in the neighborhood of the detection limit value range.

Also, delay setting can be made for the power good signals by use of the capacitor CDPG and the resistor RDPG. When the output voltage rises beyond the cancelling voltage, charge to the external capacitor will begin. When the capacitor voltage rises beyond the delaying threshold valve voltage, the power good signal changes from the VSS\* level to open state.

The delaying time can be calculated by (TBD).

Fig. 6 is an outline drawing for delay settings and Fig. 7 is the connection diagram in the neighborhood of the power good detection circuit.




Fig. 5 Power good detecting range

Graph indicating the correlation between the formula or the capacitor setting and the delay time

(TBD)




Fig. 6 Outline drawing for delay settings




Fig. 7 Connection diagram in the neighborhood of the power good detection circuit

## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating		Unit	Applicable pin	Remarks
		Min.	Max.			
Input supply voltage	VDD	−0.3	7.0	V	VDD	—
Output voltage 1	VOUT1	−0.3	7.0	V	VOUT1	—
Output voltage 2	VOUT2	−0.3	7.0	V	VOUT2	—
Input pin voltage	VIN	−0.3	VDD+0.3	V	<Note 1>	—
Input current	IVDD	—	(TBD) 120	mA	VDD	—
Output current 1	IVOUT1	—	(TBD) 60	mA	VOUT1	—
Output current 2	IVOUT2	—	(TBD) 60	mA	VOUT2	—
Allowable dissipation	PD	—	(TBD)	mW	—	Ta ≤ 55 °C
Operating temperature	Topr	−30	85	°C	—	—
Storage temperature	Tstg	−55	150	°C	—	—
Soldering temperature and time	Tsol	—	260 · 10	°C · s	—	At leads

<Note 1> The applicable pins are VO1LV1, VO1LV0, VO2LV1, VO2LV0, XSTBY, VSENS, VSEL, XPOFF and OSCIN.

<Note 2> Do not apply external voltage to the output pins and the pin connecting to the capacitor.

<Note 3> Use of the IC under any conditions exceeding the above absolute maximum ratings may cause malfunctioning or permanent breakdown. Or, even if the IC may operate normally temporarily, the reliability may greatly drop.

# S1F78520

## ■ ELECTRICAL CHARACTERISTICS

### ● DC characteristics

#### ○ LDO (series regulator), voltage dropping type charge pump

In case particular designations are not made (Note 1): Ta = 25 °C

Item	Symbol	Conditions	Rating			Unit	Remarks
			Min.	Typ.	Max.		
Input supply voltage	VDD	Applicable pin: VDD	—	3.6	5.5	V	—
High level input voltage	VIH	—	0.7*VDD	—	VDD	V	2
Low level input voltage	VIL	—	0	—	0.3*VDD	V	2
Input leak current	ILKI	VSS ≤ VI ≤ VDD VDD = (TBD) 3.6 V	−0.5	—	0.5	μA	2
Output voltage 11	VOUT11	Applicable pin: VOUT1 Output voltage setting: 3.3 V VDD = (TBD) 3.6 V IVOUT1 = (TBD) 10 mA	3.20	3.30	3.40	V	—
Output voltage 12	VOUT12	Applicable pin: VOUT1 Output voltage setting: 2.9 V VDD = (TBD) 3.6 V IVOUT1 = (TBD) 10 mA	2.81	2.90	2.99	V	—
Output voltage 13	VOUT13	Applicable pin: VOUT1 Output voltage setting: 2.5 V VDD = (TBD) 3.6 V IVOUT1 = (TBD) 10 mA	2.42	2.50	2.58	V	—
Output voltage 21	VOUT21	Applicable pin: VOUT2 Output voltage setting: 2.5 V VDD = (TBD) 3.6 V IVOUT2 = (TBD) 10 mA	2.40	2.50	2.60	V	—
Output voltage 22	VOUT22	Applicable pin: VOUT2 Output voltage setting: 2.0 V VDD = (TBD) 3.6 V IVOUT2 = (TBD) 10 mA	1.92	2.00	2.08	V	—
Output voltage 23	VOUT23	Applicable pin: VOUT2 Output voltage setting: 1.8 V VDD = (TBD) 3.6 V IVOUT2 = (TBD) 10 mA	1.72	1.80	1.88	V	—
Output voltage 11	IVOUT11	Applicable pin: VOUT1 Output voltage setting: 3.3 V VDD = (TBD) 3.6 V	—	—	(TBD) 100	mA	—
Output voltage 12	IVOUT12	Applicable pin: VOUT1 Output voltage setting: 2.9 V VDD = (TBD) 3.6 V	—	—	(TBD) 100	mA	—
Output voltage 13	IVOUT13	Applicable pin: VOUT1 Output voltage setting: 2.5 V VDD = (TBD) 3.6 V	—	—	(TBD) 100	mA	—

Item	Symbol	Conditions	Rating			Unit	Remarks
			Min.	Typ.	Max.		
Output voltage 21	IVOUT21	Applicable pin: VOUT2 Output voltage setting: 2.5 V VDD = (TBD) 3.6 V	—	—	(TBD) 80	mA	—
Output voltage 22	IVOUT22	Applicable pin: VOUT2 Output voltage setting: 2.0 V VDD = (TBD) 3.6 V	—	—	(TBD) 80	mA	—
Output voltage 23	IVOUT23	Applicable pin: VOUT2 Output voltage setting: 1.8 V VDD = (TBD) 3.6 V	—	—	(TBD) 80	mA	—
Load stability 1	$\frac{\Delta V_{OUT1}}{\Delta I_{OUT1}}$	(TBD)	—	(TBD)	(TBD)	mV	—
Load stability 2	$\frac{\Delta V_{OUT2}}{\Delta I_{OUT2}}$	(TBD)	—	(TBD)	(TBD)	mV	—
I/O voltage difference	VDIF	(TBD)	—	(TBD) 0.2	(TBD) 0.3	V	—
Output impedance	RVOUT2	(TBD)	(TBD)	(TBD)	(TBD)	$\Omega$	—
Current consumption 1	IOPR1	VDD = 3.6 V, no load Normal mode	—	(TBD) 100	(TBD)	$\mu$ A	—
Current consumption 2	IOPR2	VDD = 3.6 V, no load Standby mode	—	(TBD) 20	(TBD)	$\mu$ A	—
Resting current	IQ	VDD = 3.6 V Shut down mode	—	(TBD) 1.0	$\mu$ A	—	—
Input stability 1	$\frac{\Delta V_{OUT1}}{\Delta V_{DD}}$	(TBD)	—	(TBD)	(TBD)	%/ V	—
Input stability 2	$\frac{\Delta V_{OUT2}}{\Delta V_{DD}}$	(TBD)	—	(TBD)	(TBD)	%/ V	—
Power conversion efficiency (Charge pump)	Peff	VDD = 3.6 V Normal mode IVOUT2 = (TBD) mA	(TBD) —	(TBD) 85	(TBD) —	%	3
Output voltage / temperature coefficient 1	$\frac{\Delta V_{OUT1}}{\Delta T_{opr}}$	IVOUT2 = (TBD) mA –30 °C ≤ Topr ≤ 85°C	—	(TBD)	—	ppm/°C	—
Output voltage / temperature coefficient 2	$\frac{\Delta V_{OUT2}}{\Delta T_{opr}}$	IVOUT2 = (TBD) mA –30 °C ≤ Topr ≤ 85°C	—	(TBD)	—	ppm/°C	—

<Note 1> Conditions on the operation mode, external parts constant, pins, etc. in case particular designations are not made are as follows:

Connection and parts constant : Standard connection 1, 10.1

XPOFF pin : XPOFF = HIGH (Normal mode)

XSTBY pin : XSTBY = HIGH (Normal mode)

<Note 2> The applicable pins are V01LV1, V01LV0, V02LV1, V02LV0, XSTBY, VSENS, VSEL, XPOFF and OSCIN.

<Note 3> The power conversion efficiency of the voltage dropping type charge pump only.

# S1F78520

## ○Low voltage detection

In case particular designations are not made (Note 1): Ta = 25 °C

Item	Symbol	Conditions	Rating			Unit	Remarks
			Min.	Typ.	Max.		
Detection voltage	-VDET	VSEL pin = VDD* level (Internal voltage setting fixed to the IC)	(TBD) 3.20	(TBD) 3.30	(TBD) 3.40	V	—
Hysteresis width	VHYS	VSEL pin = VDD* level (Internal voltage setting fixed to the IC)	(TBD)	(TBD) 0.09	(TBD)	V	—
Reference detection voltage 1	VREF1	VSEL pin = VSS* level (External voltage setting to the VSENS pin)	(TBD)	(TBD) 1.00	(TBD)	V	—
Reference detection voltage 2	VREF2	VSEL pin = VSS* level (External voltage setting to the VSENS pin)	(TBD)	(TBD) 1.025	(TBD)	V	—
Min. operating voltage	VVDDL	Topr = 25 °C	—	—	(TBD)	V	2
		-30 °C ≤ Topr ≤ 85 °C	—	—	(TBD)		
Output current (Driver output pin)	IVDET	(TBD)	(TBD)	—	—	mA	—
Off leak current (Driver output pin)	IVDOFF	(TBD)	—	—	(TBD) 1.0	μA	—
Transfer delay time	TPLH	—	—	—	(TBD) 100	μs	3
Detection voltage / temperature coefficient	$\frac{\Delta-VDET}{\Delta Topr}$	VSEL pin = VDD* level (Internal voltage setting fixed to the IC) -30 °C ≤ Topr ≤ 85 °C	—	(TBD)	—	ppm/°C	—

<Note 1> Conditions on the operation mode, external parts constant, pins, etc. in case particular designations are not made are as follows:

Connection and parts constant : Standard connection 1, 10.1

XPOFF pin : XPOFF = HIGH (Normal mode)

XSTBY pin : XSTBY = HIGH (Normal mode)

<Note 2> The supply voltage value where the output voltage becomes 0.1V or less. (TBD)

<Note 3> (TBD)



## ○ Power good detection

In case particular designations are not made (Note 1): Ta = 25 °C

Item	Symbol	Conditions	Rating			Unit	Remarks
			Min.	Typ.	Max.		
Lower limit detection voltage 11	VDLPG11	Applicable pin = VOUT1 Output voltage setting: 3.3 V Hysteresis width: 1%	(TBD) 2.82	(TBD) 2.91	(TBD) 3.00	V	—
Lower limit detection voltage 12	VDLPG12	Applicable pin = VOUT1 Output voltage setting: 2.9 V Hysteresis width: 1%	(TBD) 2.54	(TBD) 2.62	(TBD) 2.70	V	—
Lower limit detection voltage 13	VDLPG13	Applicable pin = VOUT1 Output voltage setting: 2.5 V Hysteresis width: 1%	(TBD) 2.16	(TBD) 2.23	(TBD) 2.30	V	—
Lower limit detection voltage 21	VDLPG21	Applicable pin = VOUT2 Output voltage setting: 2.5 V Hysteresis width: 1%	(TBD) 2.16	(TBD) 2.23	(TBD) 2.30	V	—
Lower limit detection voltage 22	VDLPG22	Applicable pin = VOUT2 Output voltage setting: 2.0 V Hysteresis width: 1%	(TBD) 1.68	(TBD) 1.74	(TBD) 1.80	V	—
Lower limit detection voltage 23	VDLPG23	Applicable pin = VOUT2 Output voltage setting: 1.8 V Hysteresis width: 1%	(TBD) 1.55	(TBD) 1.60	(TBD) 1.65	V	—
PG output current (Driver output pin)	IPG	(TBD)	(TBD)	(TBD)	—	mA	—
PG off leak current (Driver output pin)	IPGOFF	(TBD)	—	—	(TBD) 1.0	μA	—
Delay pin Threshold value voltage	VTCPG	VDD = (TBD)	(TBD)	(TBD)	(TBD)	V	—
CPG output current (Delay pin)	ICPG	(TBD)	(TBD)	(TBD)	—	mA	—
Lower limit detection voltage/ temperature coefficient 1	$\frac{\Delta VDLPG1}{\Delta T_{opr}}$	Applicable pin: VOUT1 −30 °C ≤ T <sub>opr</sub> ≤ 85 °C	—	(TBD)	—	ppm/°C	—
Lower limit detection voltage/ temperature coefficient 2	$\frac{\Delta VDLPG21}{\Delta T_{opr}}$	Applicable pin: VOUT2 Output voltage setting: 2.0 V −30 °C ≤ T <sub>opr</sub> ≤ 85 °C	—	(TBD)	—	ppm/°C	—

<Note 1> Conditions on the operation mode, external parts constant, pins, etc. in case particular designations are not made are as follows:


Connection and parts constant : Standard connection 1, 10.1

XPOFF pin : XPOFF = HIGH (Normal mode)

XSTBY pin : XSTBY = HIGH (Normal mode)

## ■ REFERENCE EXTERNAL CONNECTION (AN EXAMPLE)

### ● Standard connection 1



Recommended values for the external parts

ROSC = (TBD)  $\Omega$

Ra = (Make the detection voltage setting according to the formulae 7.4.2 and 7.4.4.)

Rb = (Make the detection voltage setting according to the formulae 7.4.2 and 7.4.4.)

RS = RP = RVD = RPG = (TBD) 470 k $\Omega$

CDD = (TBD)  $\mu\text{F}$

CDPG = (TBD)  $\mu\text{F}$  [(TBD) In case a delay time setting of 100ms is made.]


RDPG = (TBD) M $\Omega$  [(TBD) In case a delay time setting of 100ms is made.]

CV01 = CV02 = 47 (TBD)  $\mu\text{F}$

C1 = C2 = 0.47 (TBD)  $\mu\text{F}$

## ■ DIMENSIONAL OUTLINE DRAWING

SSOP3-24pin



Unit : mm

# S1F78520

## NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2001, All rights reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

## SEIKO EPSON CORPORATION

### ELECTRONIC DEVICES MARKETING DIVISION

#### IC Marketing & Engineering Group

#### ED International Marketing Department Europe & U.S.A

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone: 042-587-5812 FAX: 042-587-5564

#### ED International Marketing Department Asia

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone: 042-587-5814 FAX: 042-587-5110

■ EPSON Electronic Devices Website

<http://www.epson.co.jp/device/>



First issue July, 2001

Printed in Japan ®

Rev. 1.0