

Product Overview

Address Spaces

Addressing Modes

Control Registers

Interrupt Structure

Instruction Set

1

PRODUCT OVERVIEW

SAM8 PRODUCT FAMILY

Samsung's new SAM8 family of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes.

A dual address/data bus architecture and a large number of bit- or nibble-configurable I/O ports provide a flexible programming environment for applications with varied memory and I/O requirements.

Timer/counters with selectable operating modes are included to support real-time operations. Many SAM8 microcontrollers have an external interface that provides access to external memory and other peripheral devices.

The sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum six CPU clocks) can be assigned to specific interrupt levels.

S3C8444 MICROCONTROLLER

The S3C8444 single-chip microcontroller is fabricated using a highly advanced CMOS process. Its design is based on the powerful SAM8 CPU core. Stop and Idle power-down modes were implemented to reduce power consumption. The size of the internal register file is logically expanded, increasing the addressable on-chip register space to 1040 bytes. A flexible yet sophisticated external interface is used to access up to 64-Kbytes of program and data memory. The S3C8444 is a versatile microcontroller that is ideal for use in a wide range of general-purpose applications such as CD-ROM/DVD-ROM drives.

Using the SAM8 modular design approach, the following peripherals were integrated with the SAM8 CPU core:

- Six configurable 8-bit general I/O ports
- One 8-bit n-channel, open-drain output port
- One 8-bit input port for A/D converter input or digital input
- Full-duplex serial data port with one synchronous and three asynchronous (UART) operating modes
- Two 8-bit timers with interval timer or PWM mode
- Two 16-bit timer/counters with four programmable operating modes
- Two programmable 8-bit PWM modules with corresponding output pins
- One 8-bit capture module with CAP input pin
- A/D converter with 8 selectable input pins

The S3C8444 is a versatile microcontroller that is ideal for use in a wide range of general-purpose ROM-less applications such as CD-ROM/DVD-ROM drivers.




Figure 1–1. S3C8444 Microcontroller

FEATURES

CPU

- SAM8 CPU core

Memory

- 1040-byte of internal register file
- 4-kbyte internal program memory area

External Interface

- 64-Kbyte external data memory area
- 64-Kbyte external program memory (ROMless)
- 60-Kbyte external program memory (normal)

Instruction Set

- 78 instructions
- IDLE and STOP instructions

Instruction Execution Time

- 240 ns at 25 MHz f_{OSC} (minimum)

Interrupts

- 20 interrupt sources and 19 interrupt vectors
- Seven interrupt levels
- Fast interrupt processing (level0 and 3-7 only)

Timer/Counters

- Two 8-bit timers with interval timer or PWM mode (timers A and B)
- Two 16-bit timer/counters with four programmable operating modes (timers C and D)

General I/O

- Six 8-bit general I/O ports (ports 0,1,2,3,4, and 5)
- One 8-bit n-channel, open-drain output port (port 6)
- One 8-bit input port (for ADC input or port 7 digital input)

Serial Port

- Full-duplex serial data port (UART)
- Four programmable operating modes

PWM and Capture

- Two output channels (PWM0, PWM1)
- 8-bit resolution with 2-bit prescaler
- 97.66-kHz frequency (25-MHz CPU clock)
- Capture module with CAP input pin

Analog-to-Digital Converter

- Eight analog input pins
- 8-bit conversion resolution
- 7.68- μ s conversion speed (25-MHz CPU clock)

Operating Temperature Range

- -20°C to $+85^{\circ}\text{C}$

Operating Voltage Range

- 4.5 V to 5.5 V

Package Type

- 80-pin QFP, 80-pin TQFP

BLOCK DIAGRAM




Figure 1–2. S3C8444 Block Diagram

PIN ASSIGNMENTS




Figure 1-3. S3C8444 Pin Assignments

PIN ASSIGNMENTS (Continued)




Figure 1-4. S3C8444 Pin Assignments

PIN DESCRIPTIONS

Table 1-1. S3C8444 Pin Descriptions

Pin Name	Pin Type	Pin Description	Circuit Type	QFP Pin Number	Share Pins
P0.0 - P0.7	I/O	Nibble programmable port; input or output mode selected by software; Schmitt trigger input or push-pull, open-drain output with software assignable pull-ups; alternately configurable as external interface address lines A8 - A15.	3	2, 1, 80-75	A8 - A15
P1.0 - P1.7	I/O	Same general characteristics as port 0; alternately configurable as external interface address/data lines AD0 - AD7.	3	73-66	AD0 - AD7
P2.0 - P2.7	I/O	General I/O port with Schmitt trigger input or push-pull output. bit programmable; P2.0 / Address Strobe (AS) P2.1 / Data Strobe (DS) P2.2 / Memory Write (MW) P2.3 / Data Memory select (DM) P2.4 / Memory Read (MR) P2.5 / Program Memory select (PM) P2.6 / timer A output (TA) P2.7 / timer B output (TB)	5	19 - 12	AS, DS, MW, DM, MR, PM, TA, TB
P3.0 - P3.7	I/O	General I/O port with bit programmable pins. Schmitt trigger input or push-pull output with software assignable pull-ups. Input or output mode is selectable by software. P3.0 - P3.3 are alternately used as inputs for external interrupts INT0-INT3, respectively (with noise filters and interrupt control): P3.0 / timer C clock input (TCCK) / INT0 P3.1 / timer D clock input (TDCK) / INT1 P3.2 / timer C gate input (TCG) / INT2 P3.3 / timer D gate input (TDG) / INT3 P3.6 / Capture data input (CAP) P3.7 / WAIT for slow memory interface	4	24-31	(See pin description)
P4.0 - P4.7	I/O	General I/O port with bit programmable pins. Schmitt trigger input or push-pull, open-drain output with software assignable pull-ups. Input or output mode is selectable by software. P4.0-P4.7 can alternately be used as inputs for external interrupts INT4-INT11, respectively (with noise filters and interrupt control)	4	33-40	INT4 - INT11

Table 1–1. S3C8444 Pin Descriptions (Continued)

Pin Name	Pin Type	Pin Description	Circuit Type	QFP Pin Number	Share Pins
P5.0–P5.7	I/O	General I/O port with nibble programmable pins. Schmitt trigger input or push-pull, open-drain output mode. Mode and pull-ups are assigned by software.	3	10–3	—
P6.0–P6.7	O	N-channel, open-drain output port; the pin circuits can withstand loads up to 9 volts.	8	58–51	—
ADC0–ADC7	I	Analog input pins for A/D converter module. Alternatively used as general-purpose digital input port 7.	2	41, 43–44, 46–50	P7.0–P7.7
AV _{REF} , AV _{SS}	—	A/D converter reference voltage and ground	—	42, 45	—
RxD	I/O	Serial data RxD pin for receive input and transmit output (mode 0)	6	20	—
TxD	O	Serial data TxD pin for transmit output and shift clock input (mode 0)	7	21	—
PWM0, PWM1	O	Pulse width modulation output pins	7	23, 22	—
TA, TB	O	Output pins for timer A and timer B	5	13, 12	P2.6, P2.7
INT0–INT11	I	External interrupt input pins	4	24–27, 33–40	P3.0–P3.3, P4.0–P4.7
TCCK, TDCK	I	External clock input for timer C and timer D	4	24, 25	P3.0, P3.1
TCG, TDG	I	Gate input pins for timer C and timer D	4	26, 27	P3.2, P3.3
CAP	I	Capture data input for PWM module	4	30	P3.6
WAIT	I	Input pin for the slow memory timing signal from the external interface	4	31	P3.7
RESET	I	System reset pin (pull-up resistor: 220 kΩ)	1	64	—
EA	I	External access (EA) pin with two modes: 5 V input: normal ROM-less operation with external interface (0 V is not allowed) 9 V–10 V input: for factory test mode	—	65	—
V _{DD1} , V _{SS1}	—	Power input pins for CPU operation (internal)	—	74, 61	—
V _{DD2} , V _{SS2}	—	Power input pins for port output (external)	—	11, 32	—
X _{IN} , X _{OUT}	—	Main oscillator pins	—	59, 60	—
AS	O	Address strobe	7	62	—
NC	—	No connection pins (connect to V _{SS})	—	62, 63	—

NOTE VDD1 must be connected to VDD2 in users application circuit, VSS1 & VSS2 also.

PIN CIRCUITS

Table 1–2. Pin Circuit Assignments for the S3C8444

Circuit Number	Circuit Type	S3C8444 Assignments
1	Input	RESET pin
2	Input	A/D converter input pins, ADC0–ADC7
3	I/O	Port 0, 1, and 5
4	I/O	Ports 3 and 4, TCCK, TDCK, TCG, TDG, CAP, WAIT, INT0–INT11
5	I/O	Port 2 (AS, DS, MW, DM, MR, PM, TA, TB)
6	I/O	Serial port RxD pin
7	Output	Serial port TxD pin, PWM0, PWM1 and AS
8	Output	Port 6 (n-channel, open-drain output with high current capability)




Figure 1–5. Pin Circuit Type 1 (RESET)




Figure 1–6. Pin Circuit Type 2 (ADC0–ADC7)




Figure 1–7. Pin Circuit Type 3 (Ports 0,1, and 5)




Figure 1-8. Pin Circuit Type 4
(Ports 3 and 4, TCCK, TDCK, TCG, TDG, CAP, WAIT, INT0–INT11)




Figure 1–9. Pin Circuit Type 5 (Port 2, AS, DS, MW, DM, MR, PM, TA and TB)




Figure 1-10. Pin Circuit Type 6 (Serial RxD Pin)




Figure 1–11. Pin Circuit Type 7
(AS, serial TxD Pin, PWM0, PWM1)




Figure 1–12. Pin Circuit Type 8 (Port 6)

2 ADDRESS SPACES

OVERVIEW

The S3C8444 microcontroller has three kinds of address space:

- External program memory
- External data memory
- Internal register file

A 16-bit address bus supports both external program memory and external data memory operations. Special instructions and related internal logic determine when the 16-bit bus carries addresses for external program memory or for external data memory locations. SAM8 bus architecture therefore supports up to 64 K bytes of program memory (ROM). Using the external interface, you can address up to 64 K bytes of program memory and 64 K bytes of data memory simultaneously. These spaces can be combined or kept separate.

The S3C8444 microcontroller has 1088 registers in its internal register file. A separate 8-bit register bus carries addresses and data between the CPU and the internal register file. The most of these registers can serve as either a source or destination address, or as accumulators for data memory operations. Special 48 bytes of the register file are used for system and peripheral control functions.

PROGRAM MEMORY (ROM)

S3C8444 NORMAL OPERATING MODE (MASKED ROM)

Program memory (ROM) stores program code or table data. Instructions can be fetched, or data read, from the ROM. The S3C8444 has 4 K bytes (locations 0H–0FFFH) of internal mask-programmable program memory. If your application requires more than 4 K bytes of program memory, you can use ROM-less operating mode to configure up to 64 K bytes of external ROM.

In normal operating mode, it is also possible to access up to 48 K bytes of program memory externally over the external memory interface. The 16-Kbyte on-chip ROM is accessed when program memory locations 0H–0FFFH are addressed and the external interface is used whenever locations 1000H–FFFFH are addressed. This configuration may not, however, be practical or cost-effective.

The SAM8 interrupt structure supports up to 127 vector addresses. As shown in Figure 2–1, the first 256 bytes of the ROM (0H–FFH) are reserved for this maximum number of vectors. Unused locations in this address range can be used as normal program memory. The reset address in the ROM is 0020H.

If the vector address area is used to store normal program data, care must be taken to avoid overwriting vector addresses stored in these locations. For detailed information about interrupt vector addresses, please refer to Section 5, "Interrupt Structure."




Figure 2–1. Program Memory Map in Normal Operating Mode (EA = "0")




Figure 2–2. Program Memory Map in ROM-less Operating Mode (EA = "1")

S3C8444 ROM-LESS OPERATING MODE

The S3C8444 microcontroller can also be used as a ROM-less device with the entire program memory space configured externally. Access to the internal program memory area is disabled during ROM-less operating mode. The EA pin is used to select from three operating modes. Which mode is activated depends upon the voltage that is input at this pin:

- When 0 V is input at the EA pin, the S3C8444's internal ROM is configured normally and the 4-Kbyte space (0H–0FFFH) is addressed. For normal operation, the EA pin should be connected to V_{SS}. (Up to 60 K bytes of additional program memory space can be accessed externally in this mode, if required.)
- When 5 V is input at the EA pin prior to a reset, the S3C8444 operates in ROM-less mode. Any access to a program memory location goes out over the 16-bit external address bus. Up to 64 K bytes of external ROM can be accessed in ROM-less mode.
- When 9 V to 10 V is input at the EA pin, factory test mode is activated. (This mode is not intended for customer use.)

NOTE

When the EA pin is tied to V_{SS}, a reset always selects the normal (internal ROM) operating mode.

The external interface is not configured automatically in normal operating mode. In this case, an initialization routine must set the necessary control register values to configure the external interface. When initialization is complete, and ports 0, 1, and 2 (that is, the external memory lines) are properly configured, a Jump or Load instruction can address up to 60 K bytes of external program memory (locations 1000H–FFFFH) in addition to the 4-Kbyte internal ROM.

ROM-less mode is only activated when 5 V is constantly applied at the EA pin. Please note that the 5 V input must be applied *before* power-on or reset. In this case, the external interface *is* configured automatically, as follows:

- Port 0 and 1 control registers are cleared to their normal initial values (00H) and the corresponding port address and data lines are automatically configured for external interface operation.
- P2.0–P2.5 control registers (P2CONH, P2CONL) are automatically set to '11B', configuring the external interface signals (DM, PM, MR, MW, DS, and AS) at P2.0–P2.3.

When the external interface is operating, the port 2.0–port 2.5 control settings in the P2CONH, P2CONL registers should not be modified. Otherwise, the external interface may be disabled. Also, whichever operating mode is used, the input voltage at the EA pin (either 0 V for normal operation or 5 V for ROM-less operation) must remain constant.

REGISTER ARCHITECTURE

In the S3C8444 implementation, the upper 64 bytes of the 256-byte physical register file is divided into two 64-byte areas, called *set 1* and *set 2*. Set 1 is further divided into two 32-byte register banks (bank 0 and bank 1) and a single 32-byte common area. In addition, the 256-byte area is logically expanded into four separately addressable register pages, *page 0* – *page 3*. This gives a giving a total of 1024 addressable general-purpose registers.

The 8-bit register bus can address up to 256 bytes (0H–FFH) in any one of the four pages. The register file area is, therefore, 1120 bytes, calculated as 256 bytes × 4 (pages 0–3) + 64 bytes (set 1) + 32 bytes (common area). However, because only locations FFH–F9H are mapped in set 1, bank 1, the total number of addressable 8-bit registers is 1088. Of these 1088 registers, 13 bytes are for CPU and system control registers, 35 bytes are for peripheral control and data registers, 16 bytes are used as a shared working registers, and 1024 registers are for general-purpose use.

You can always address set 1 register locations, regardless of which of the four register pages is currently selected. Set 1 locations can, however, only be addressed using indirect addressing modes.

The extension of the physical register space into separately addressable areas (sets, banks, and pages) is supported by various addressing mode restrictions, the select bank instructions, SB0 and SB1, and the register page pointer (PP).

Specific register types and the area (in bytes) that they occupy in the register file are summarized in Table 2–1.

Table 2–1. Register Type Summary

Register Type	Number of Bytes
CPU and system control registers	13
Peripheral, I/O, and clock control/data registers	35
Reserved working register area	16
General-purpose registers	1024
Total Addressable Bytes	1088




Figure 2–3. Internal Register File Organization

REGISTER PAGE POINTER (PP)

In the S3C8444, the physical area of the internal register file is logically expanded by the addition of four register pages. Page addressing is controlled by the register page pointer (PP, DFH). See Figure 2-3.

A reset clears the register page pointer value to zero, selecting page 0 addressing. To select another page, you manipulate the page selection control bits, PP.0–PP.1.

Whenever you select a different page, the current 256-byte address area (0H–FFH) is logically switched with the address range of the new page.




Figure 2-4. Register Page Pointer (PP)

REGISTER SET 1

The term *set 1* refers to the upper 64 bytes of the register file, locations C0H–FFH. This area can be accessed at any time, regardless of which page is currently selected.

The upper 32-byte area of this 64-byte space is divided into two 32-byte register banks, called *bank 0* and *bank 1*. You use the select register bank instructions, SB0 or SB1, to address one bank or the other. A reset operation automatically selects bank 0 addressing.

The lower 32-byte area of set 1 is not banked. This area contains 16 bytes for mapped system registers (D0H–DFH) and a 16-byte common area (C0H–CFH) for working register addressing.

Registers in set 1 are directly accessible at all times using the Register addressing mode. The 16-byte working register area can only be accessed using working register addressing, however.

Working register addressing is a function of Register addressing mode (see Section 3, "Addressing Modes," for more information).

REGISTER SET 2

The same 64-byte physical space that is used for set 1 register locations C0H–FFH is logically duplicated to add another 64 bytes. This expanded area of the register file is called *set 2*. For the S3C8444, the set 2 address range (C0H–FFH) is accessible on pages 0–3.

The logical division of set 1 and set 2 is maintained by means of addressing mode restrictions: While you can access set 1 using Register addressing mode only, you can only use Register Indirect addressing mode or Indexed addressing mode to access set 2.

PRIME REGISTER SPACE

The lower 192 bytes (00H–BFH) of the S3C8444's four 256-byte register pages is called *prime register area*. Prime registers can be accessed using any of the seven addressing modes (see Section 3, "Addressing Modes").

The prime register area on page 0 is immediately addressable following a reset. In order to address prime registers on pages 1, 2, or 3, you must set the register page pointer (PP) to the appropriate source and destination values.




Figure 2–5. Map of Set 1, Set 2, and Prime Register Spaces

WORKING REGISTERS

Instructions can access specific 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. When 4-bit working register addressing is used, the 256-byte register file can be viewed by the programmer as consisting of 32 8-byte register groups or "slices."

Each slice consists of eight 8-bit registers. Using the two 8-bit register pointers, RP1 and RP0, two working register slices can be selected at any one time to form a 16-byte working register block.

Using the register pointers, you can move this 16-byte register block anywhere in the addressable register file, except for the set 2 area.

The terms *slice* and *block* are used in this manual to help you visualize the size and relative locations of selected working register spaces:

- One working register *slice* is 8 bytes (eight 8-bit working registers; R0–R7 or R8–R15)
- One working register *block* is 16 bytes (sixteen 8-bit working registers; R0–R15)

All of the registers in an 8-byte working register slice have the same binary value for their five most significant address bits. This makes it possible for each register pointer to point to one of the 24 slices in the register file.

The base addresses for the two selected 8-byte register slices are contained in register pointers RP0 and RP1. After a reset, RP0 and RP1 always point to the 16-byte common area in set 1 (C0H–CFH).




Figure 2–6. 8-Byte Working Register Areas (Slices)

USING THE REGISTER POINTERS

Register pointers RP0 and RP1 are mapped to addresses D6H and D7H in set 1. They are used to select two movable 8-byte working register slices in the register file.

After a reset, they point to the working register common area: RP0 points to addresses C0H–C7H, and RP1 points to addresses C8H–CFH.

To change a register pointer value, you load a new value to RP0 and/or RP1 using an SRP or LD instruction (see Figures 2–6 and 2–7).

With working register addressing, you can only access those locations that are pointed to by the register pointers. Please note that you cannot use the register pointers to select working register area in set 2, C0H–FFH, because these locations are accessible only using the Indirect Register or Indexed addressing modes.

The selected 16-byte working register block usually consists of two contiguous 8-byte slices. As a general programming guideline, we recommend that RP0 point to the "lower" slice and RP1 point to the "upper" slice (see Figure 2–6).

In some cases, you may need to define working register areas in different (non-contiguous) areas of the register file. In Figure 2–7, RP0 points to the "upper" slice and RP1 to the "lower" slice.

Because a register pointer can point to the either of the two 8-byte slices in the working register block, definition of the working register area is very flexible.

PROGRAMMING TIP — Setting the Register Pointers

SRP	#70H	; RP0 ← 70H, RP1 ← 78H
SRP1	#48H	; RP0 ← no change, RP1 ← 48H
SRP0	#0A0H	; RP0 ← A0H, RP1 ← no change
CLR	RP0	; RP0 ← 00H, RP1 ← no change
LD	RP1,#0F8H	; RP0 ← no change, RP1 ← 0F8H




Figure 2–7. Contiguous 16-Byte Working Register Block




Figure 2–8. Non-Contiguous 16-Byte Working Register Block

Calculate the sum of registers 80H–85H using the register pointer. The register addresses 80H through 85H contains the values 10H, 11H, 12H, 13H, 14H, and 15 H, respectively:

SRP0	#80H	; RP0 \leftarrow 80H
ADD	R0,R1	; R0 \leftarrow R0 + R1
ADC	R0,R2	; R0 \leftarrow R0 + R2 + C
ADC	R0,R3	; R0 \leftarrow R0 + R3 + C
ADC	R0,R4	; R0 \leftarrow R0 + R4 + C
ADC	R0,R5	; R0 \leftarrow R0 + R5 + C

The sum of these six registers, 6FH, is located in the register R0 (80H). The instruction string used in this example takes 12 bytes of instruction code and its execution time is 36 cycles. If the register pointer is not used to calculate the sum of these registers, the following instruction sequence would have to be used:

ADD	80H,81H	; 80H \leftarrow (80H) + (81H)
ADC	80H,82H	; 80H \leftarrow (80H) + (82H) + C
ADC	80H,83H	; 80H \leftarrow (80H) + (83H) + C
ADC	80H,84H	; 80H \leftarrow (80H) + (84H) + C
ADC	80H,85H	; 80H \leftarrow (80H) + (85H) + C

Now, the sum of the six registers is also located in register 80H. However, this instruction string takes 15 bytes of instruction code instead of 12 bytes, and its execution time is 50 cycles instead of 36 cycles.

REGISTER ADDRESSING

The SAM8 register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

The Register (R) addressing mode, in which the operand value is the content of a specific register or register pair, can be used to access all locations in the register file except for set 2.

For working register addressing, the register pointers RP0 and RP1 are used to select a specific register within a selected 16-byte working register area. To increase the speed of context switches in an application program, you can use the register pointers to dynamically select different 8-byte "slices" of the register file as the program's active working register space.

Registers are addressed either as a single 8-bit register or as a paired 16-bit register. In 16-bit register pairs, the address of the first 8-bit register is always an even number and the address of the next register is an odd number.

The most significant byte of the 16-bit data is always stored in the even-numbered register; the least significant byte is always stored in the next (+ 1) odd-numbered register.




Figure 2-9. 16-Bit Register Pairs




Figure 2–10. Register File Addressing

COMMON WORKING REGISTER AREA (C0H–CFH)

After a reset, register pointers RP0 and RP1 automatically select two 8-byte register slices in set 1, locations C0H–CFH, as the active 16-byte working register block:

RP0 → C0H–C7H
RP1 → C8H–CFH

This 16-byte address range is called the *common area*. You can use common area registers as working registers for operations that address locations on different pages in the register file.




Figure 2–11. Common Working Register Area

 **PROGRAMMING TIP — Addressing the Common Working Register Area**

As the following examples show, you should access working registers in the common area, locations C0H–CFH, using working register addressing mode only.

Example 1:

```
LD      0C2H,40H      ; Invalid addressing mode!
```

Use working register addressing instead:

```
SRP      #0C0H
LD       R2,40H      ; R2 (C2H) ← the value in location 40H
```

Example 2:

```
ADD      0C3H,#45H      ; Invalid addressing mode!
```

Use working register addressing instead:

```
SRP      #0C0H
ADD      R3,#45H      ; R3 (C3H) ← R3 + 45H
```

4-BIT WORKING REGISTER ADDRESSING

Each register pointer defines a movable 8-byte slice of working register space. The address information stored in a register pointer serves as an addressing "window" that enables instructions to access working registers very efficiently using short 4-bit addresses.

When an instruction addresses a location in the selected working register area, the address bits are concatenated in the following way to form a complete 8-bit address:

- The high-order bit of the 4-bit address selects one of the register pointers ("0" selects RP0; "1" selects RP1);
- The five high-order bits in the register pointer select an 8-byte slice of the register space;
- The three low-order bits of the 4-bit address select one of the eight registers in the slice.

As shown in Figure 2–11, the net effect of this operation is that the five high-order bits from the register pointer are concatenated with the three low-order bits from the instruction address to form the complete address.

As long as the address stored in the register pointer remains unchanged, the three bits from the address will always point to an address in the same 8-byte register slice.

Figure 2–12 shows a typical example of 4-bit working register addressing: The high-order bit of the instruction 'INC R6' is "0", which selects RP0.

The five high-order bits stored in RP0 (01110B) are concatenated with the three low-order bits of the instruction's 4-bit address (110B) to produce the register address 76H (01110110B).




Figure 2–12. 4-Bit Working Register Addressing




Figure 2–13. 4-Bit Working Register Addressing Example

8-BIT WORKING REGISTER ADDRESSING

You can also use 8-bit working register addressing to access registers in a selected working register area. In order to initiate 8-bit working register addressing, the upper four bits of the instruction address must contain the value 1100B. This 4-bit value (1100B) indicates that the remaining four bits have the same effect as 4-bit working register addressing.

As shown in Figure 2–13, the lower nibble of the 8-bit address is concatenated in much the same way as for 4-bit addressing: Bit 3 selects either RP0 or RP1, which then supplies the five high-order bits of the final address, and the three low-order bits of the complete address are provided by the original instruction.

Figure 2–14 shows an example of 8-bit working register addressing: The four high-order bits of the instruction address (1100B) specify 8-bit working register addressing. The fourth bit ("1") selects RP1 and the five high-order bits in RP1 (10100B) become the five high-order bits of the register address.

The three low-order bits of the register address (011) are provided by the three low-order bits of the 8-bit instruction address. Together, the five address bits from RP1 and the three address bits from the instruction comprise the complete register address, R163 (10100011B).




Figure 2–14. 8-Bit Working Register Addressing




Figure 2–15. 8-Bit Working Register Addressing Example

SYSTEM AND USER STACKS

S3C8-series microcontrollers can be programmed to use system stack for subroutine calls, returns, interrupts, and to store data. The PUSH and POP instructions are used to control system stack operations.

The SAM8 architecture supports stack operations in the internal register file as well as in external data memory. To select an internal or external stack area, you set bit 1 of the external memory timing register, EMT.1 to the appropriate value.

Stack Operations

Return addresses for procedure calls and interrupts and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction.

When an interrupt occurs, the contents of the PC and the FLAGS register are pushed to the stack. The IRET instruction then pops these values back to their original locations.

The stack address is always decremented *before* a push operation and incremented *after* a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 2-15.




Figure 2–16. Stack Operations

User-Defined Stacks

You can freely define stacks in the internal register file as data storage locations. The instructions PUSHUI, PUSHUD, POPUI, and POPUD support user-defined stack operations.

These instructions cannot address external memory locations. Only PUSH and POP instructions can be used for an externally defined stack.

Stack Pointers (SPL, SPH)

Register locations D8H and D9H contain the 16-bit stack pointer (SP) that is used for system stack operations. The most significant byte of the SP address, SP15–SP8, is stored in the SPH register (D8H); the least significant byte, SP7–SP0, is stored in the SPL register (D9H). After a reset, the SP value is undetermined.

If only internal memory space is implemented, the SPL must be initialized to an 8-bit value in the range 00H–FFH; the SPH register is not needed (and can be used as a general-purpose register, if needed). If external memory is implemented, both SPL and SPH must be initialized with a full 16-bit address.

When the SPL register contains the only stack pointer value (that is, when it points to a system stack in the register file), the SPH register can be used as a general-purpose data register.

However, if an overflow or underflow condition occurs as the result of incrementing or decrementing the stack address in the SPL register during normal stack operations, the value in the SPL register will overflow (or underflow) to the SPH register, overwriting any other data that is currently stored there.

To avoid overwriting data in the SPH register, you can initialize the SPL value to FFH instead of 00H.

Stack operation page is in only page 0, regardless the processing page.

PROGRAMMING TIP — Standard Stack Operations Using PUSH and POP

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions:

LD	SPL,#0FFH	; SPL ← FFH (Normally, the SPL is set to 0FFH by the initialization routine)
•		
•		
•		
PUSH	PP	; Stack address 0FEH ← PP
PUSH	RP0	; Stack address 0FDH ← RP0
PUSH	RP1	; Stack address 0FCH ← RP1
PUSH	R3	; Stack address 0FBH ← R3
•		
•		
•		
POP	R3	; R3 ← stack address 0FBH
POP	RP1	; RP1 ← stack address 0FCH
POP	RP0	; RP0 ← stack address 0FDH
POP	PP	; PP ← stack address 0FEH

3 ADDRESSING MODES

OVERVIEW

Instructions that are stored in program memory are fetched for execution using the program counter. Instructions indicate the operation to be performed and the data to be operated on.

Addressing mode is the method used to determine the location of the data operand. The operands specified in SAM8 instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The SAM8 instruction set supports seven explicit addressing modes. Not all of these addressing modes are available for each instruction. The addressing modes and their symbols are as follows:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)

REGISTER ADDRESSING MODE (R)

In Register addressing mode, the operand is the content of a specified register or register pair (see Figure 3–1). Working register addressing differs from Register addressing because it uses a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space (see Figure 3–2).




Figure 3-1. Register Addressing




Figure 3-2. Working Register Addressing


INDIRECT REGISTER ADDRESSING MODE (IR)

In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand.

Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space (see Figures 3–3 through 3–6).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location.

You cannot, however, access locations C0H–FFH in set 1 using Indirect Register addressing mode.



SAMPLE INSTRUCTION:

RL @SHIFT ; Where SHIFT is the label of an 8-bit register address

Figure 3–3. Indirect Register Addressing to Register File

INDIRECT REGISTER ADDRESSING MODE (Continued)




Figure 3–4. Indirect Register Addressing to Program Memory

INDIRECT REGISTER ADDRESSING MODE (Continued)




Figure 3–5. Indirect Working Register Addressing to Register File

INDIRECT REGISTER ADDRESSING MODE (Concluded)




Figure 3–6. Indirect Working Register Addressing to Program or Data Memory

INDEXED ADDRESSING MODE (X)

Indexed (X) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address (see Figure 3–7). You can use Indexed addressing mode to access locations in the internal register file or in external memory. You cannot, however, access locations C0H–FFH in set 1 using Indexed addressing mode.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range –128 to +127. This applies to external memory accesses only (see Figure 3–8.)

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16-bit offset given in the instruction is then added to the base address (see Figure 3–9).

The only instruction that supports Indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support Indexed addressing mode for internal program memory and for external data memory, when implemented.




Figure 3–7. Indexed Addressing to Register File

INDEXED ADDRESSING MODE (Continued)





Figure 3-8. Indexed Addressing to Program or Data Memory with Short Offset

INDEXED ADDRESSING MODE (Concluded)



SAMPLE INSTRUCTIONS:

LDC R4,#1000H[RR2] ; The values in the program address (RR2 + 1000H) are loaded into register R4.


LDE R4,#1000H[RR2] ; Identical operation to LDC example, except that external data memory is accessed.

Figure 3-9. Indexed Addressing to Program or Data Memory

DIRECT ADDRESS MODE (DA)

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and LDE instructions can use Direct Address mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.




SAMPLE INSTRUCTIONS:

LDC R5,1234H ; The values in the program address (1234H) are loaded into register R5.

LDE R5,1234H ; Identical operation to LDC example, except that external data memory is accessed.

Figure 3-10. Direct Addressing for Load Instructions

DIRECT ADDRESS MODE (Continued)



SAMPLE INSTRUCTIONS:

JP C,JOB1 ; Where JOB1 is a 16-bit immediate address
CALL DISPLAY ; Where DISPLAY is a 16-bit immediate address

Figure 3-11. Direct Addressing for Call and Jump Instructions

INDIRECT ADDRESS MODE (IA)

In Indirect Address (IA) mode, the instruction specifies an address located in the lowest 256 bytes of the program memory. The selected pair of memory locations contains the actual address of the next instruction to be executed. Only the CALL instruction can use the Indirect Address mode.

Because the Indirect Address mode assumes that the operand is located in the lowest 256 bytes of program memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all zeros.





Figure 3–12. Indirect Addressing

RELATIVE ADDRESS MODE (RA)

In Relative Address (RA) mode, a two's-complement signed displacement between – 128 and + 127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

Several program control instructions use the Relative Address mode to perform conditional jumps. The instructions that support RA addressing are BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE, and JR.



SAMPLE INSTRUCTION:

JR ULT,\$+OFFSET ; Where OFFSET is a value in the range +127 to -128

Figure 3–13. Relative Addressing

IMMEDIATE MODE (IM)

In Immediate (IM) addressing mode, the operand value used in the instruction is the value supplied in the operand field itself. The operand may be one byte or one word in length, depending on the instruction used. Immediate addressing mode is useful for loading constant values into registers.




Figure 3-14. Immediate Addressing

4 CONTROL REGISTERS

OVERVIEW

In this section, detailed descriptions of the S3C8444 control registers are presented in an easy-to-read format.

These descriptions will help familiarize you with the mapped locations in the register file. You can also use them as a quick-reference source when writing application programs.

System and peripheral registers are summarized in Tables 4–1, 4–2, and 4–3. Figure 4–1 illustrates the important features of the standard register description format.

Control register descriptions are arranged in alphabetical order according to register mnemonic. More information about control registers is presented in the context of the various peripheral hardware descriptions in Part II of this manual.

Table 4-1. Set 1 Registers

Register Name	Mnemonic	Decimal	Hex	R/W
Timer C counter (high byte)	TCH	208	D0H	R/W
Timer C counter (low byte)	TCL	209	D1H	R/W
Timer D counter (high byte)	TDH	210	D2H	R/W
Timer D counter (low byte)	TDL	211	D3H	R/W
Port 4 interrupt pending register	P4PND	212	D4H	R/W
System flags register	FLAGS	213	D5H	R/W
Register pointer 0	RP0	214	D6H	R/W
Register pointer 1	RP1	215	D7H	R/W
Stack pointer (high byte)	SPH	216	D8H	R/W
Stack pointer (low byte)	SPL	217	D9H	R/W
Instruction pointer (high byte)	IPH	218	DAH	R/W
Instruction pointer (low byte)	IPL	219	DBH	R/W
Interrupt request register	IRQ	220	DCH	R
Interrupt mask register	IMR	221	DDH	R/W
System mode register	SYM	222	DEH	R/W
Register page pointer	PP	223	DFH	R/W

Table 4-2. Set 1, Bank 0 Registers

Register Name	Mnemonic	Decimal	Hex	R/W
Port 0 data register	P0	224	E0H	R/W
Port 1 data register	P1	225	E1H	R/W
Port 2 data register	P2	226	E2H	R/W
Port 3 data register	P3	227	E3H	R/W
Port 4 data register	P4	228	E4H	R/W
Port 5 data register	P5	229	E5H	R/W
Port 6 data register	P6	230	E6H	R/W
Locations E7H and E8H are not mapped.				
UART shift register	SIO	233	E9H	R/W
UART control register	SIOCON	234	EAH	R/W
UART interrupt pending register	SIOPND	235	EBH	R/W
Timer A data register	TADATA	236	ECH	W
Timer B data register	TBDATA	237	EDH	W
Timer module 0 control register	T0CON	238	EEH	W (1)
Timer B control register	TBCON	239	EFH	R/W (2)

Table 4–2. Set 1, Bank 0 Registers (Continued)

Register Name	Mnemonic	Decimal	Hex	R/W
Port 0 control register	P0CON	240	F0H	R/W
Port 1 control register	P1CON	241	F1H	R/W
Port 2 control register (high byte)	P2CONH	242	F2H	R/W
Port 2 control register (low byte)	P2CONL	243	F3H	R/W
Port 3 control register (high byte)	P3CONH	244	F4H	R/W
Port 3 control register (low byte)	P3CONL	245	F5H	R/W
Port 4 control register (high byte)	P4CONH	246	F6H	R/W
Port 4 control register (low byte)	P4CONL	247	F7H	R/W
Port 5 control register	P5CON	248	F8H	R/W
Port 4 interrupt enable register	P4INT	249	F9H	R/W
Timer module 1 control register	T1CON	250	FAH	R/W
Timer module 1 mode register	T1MOD	251	FBH	R/W
Port 3 interrupt enable register	P3INT	252	FCH	R/W
Port 3 interrupt pending register	P3PND	253	FDH	R/W
External memory timing register	EMT	254	FEH	R/W
Interrupt priority register	IPR	255	FFH	R/W

NOTES:

1. T0CON.1 is read/write addressable; the other seven bits in this register are write-only.
2. The timer B operating mode selection bit, TBCON.0, is write-only.

Table 4–3. Set 1, Bank 1 Registers

Register Name	Mnemonic	Decimal	Hex	R/W
Locations E0H–F8H in set 1, bank 1, are not mapped.				
A/D converter input register	ADIN	249	F9H	R
A/D converter output register	ADOUT	250	FAH	R
A/D converter control register	ADCON	251	FBH	R/W (Note)
PWM module control register	PWMCON	252	FCH	R/W
PWM1 data register	PWM1	253	FDH	R/W
PWM0 data register	PWM0	254	FEH	R/W
PWM capture register	PWMCAP	255	FFH	R/W

NOTE: The A/D converter end-of-conversion bit, ADCON.3, is read-only.

 **PROGRAMMING TIP — Using Load Instructions for Read-Only and Write-Only Registers**

To avoid programming errors, we recommend that you not use the instructions OR (Logical OR), AND (Logical AND), CP (Compare), and LDB (Load Bit) to access write-only registers. Use Load instructions instead (except for LDB). Here are some examples:

Example 1:

```
OR      T0CON,#04H      ; Invalid use of logical-OR instruction!
```

Use the LD instruction instead to manipulate the T0CON register:

```
OR      ST0CON, #00000100B      ; ST0CON is a shadow register for T0CON
LD      T0CON,ST0CON      ; Set bit 2 in the T0CON register
```

Example 2:

```
CP      T0CON,#3CH      ; Invalid use of the CP instruction!
JP      EQ,AAA
•
•
•
AAA     NOP
```

Use a shadow register instead to manipulate the T0CON register:

```
CP      ST0CON,#3CH      ; ST0CON is a shadow register for T0CON
JP      EQ,AAA
•
•
•
AAA     NOP
```




Figure 4-1. Register Description Format

ADCON — A/D Converter Control Register**FBH****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	1	—	—	—
Read/Write	R/W	R/W	R/W	R/W	R	—	—	—
Addressing Mode	Register addressing mode only							

.7**A/D Converter Test Mode Control Bit**

This bit is used for factory testing only. During normal operation, ADCON.7 should always remain cleared to "0".

.6 – .4**A/D Converter Analog Input Pin Selection Bits**

0	0	0	ADC0 (P7.0)
0	0	1	ADC1 (P7.1)
0	1	0	ADC2 (P7.2)
0	1	1	ADC3 (P7.3)
1	0	0	ADC4 (P7.4)
1	0	1	ADC5 (P7.5)
1	1	0	ADC6 (P7.6)
1	1	1	ADC7 (P7.7)

.3**End-of-Conversion Bit (Read-only) (1, 2)**

0	A/D conversion operation is in progress
1	A/D conversion operation is complete

.2 – .0

Not used for S3C8

NOTE: This bit is read-only. You can poll ADCON.3 to determine internally when an A/D conversion operation has been completed. A reset operation sets ADCON.3 to "1".

EMT — External Memory Timing Register**FEH****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	1	1	1	1	1	0	—
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—
Addressing Mode	Register addressing mode only							

.7**External WAIT Input Function Enable Bit (Note)**

0	Disable WAIT input function for external device (normal operating mode)
1	Enable WAIT input function for external device

.6**Slow Memory Timing Enable Bit**

0	Disable slow memory timing
1	Enable slow memory timing

.5 and .4**Program Memory Automatic Wait Control Bits**

0	0	No wait (normal operation)
0	1	Wait one cycle
1	0	Wait two cycles
1	1	Wait three cycles

.3 and .2**Data Memory Automatic Wait Control Bits**

0	0	No wait (normal operation)
0	1	Wait one cycle
1	0	Wait two cycles
1	1	Wait three cycles

.1**Stack Area Selection Bit**

0	Select internal register file area
1	Select external data memory area

.0**Not used for S3C8**

NOTE: Before you enable the external interface WAIT input function, you must first configure P3.7 as the WAIT signal input pin. To do this, bits 6 and 7 in the P3CONH register must be set to one of the input mode settings.

FLAGS – System Flags Register

D5H

Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	x	x	x	x	x	x	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7	Carry Flag (C)				
	<table border="1"> <tr> <td>0</td><td>Operation does not generate a carry or borrow condition</td></tr> <tr> <td>1</td><td>Operation generates a carry-out or borrow into high-order bit 7</td></tr> </table>	0	Operation does not generate a carry or borrow condition	1	Operation generates a carry-out or borrow into high-order bit 7
0	Operation does not generate a carry or borrow condition				
1	Operation generates a carry-out or borrow into high-order bit 7				
.6	Zero Flag (Z)				
	<table border="1"> <tr> <td>0</td><td>Operation result is a non-zero value</td></tr> <tr> <td>1</td><td>Operation result is zero</td></tr> </table>	0	Operation result is a non-zero value	1	Operation result is zero
0	Operation result is a non-zero value				
1	Operation result is zero				
.5	Sign Flag (S)				
	<table border="1"> <tr> <td>0</td><td>Operation generates a positive number (MSB = "0")</td></tr> <tr> <td>1</td><td>Operation generates a negative number (MSB = "1")</td></tr> </table>	0	Operation generates a positive number (MSB = "0")	1	Operation generates a negative number (MSB = "1")
0	Operation generates a positive number (MSB = "0")				
1	Operation generates a negative number (MSB = "1")				
.4	Overflow Flag (V)				
	<table border="1"> <tr> <td>0</td><td>Operation result is $^2 +127$ or ≥ -128</td></tr> <tr> <td>1</td><td>Operation result is $> +127$ or < -128</td></tr> </table>	0	Operation result is $^2 +127$ or ≥ -128	1	Operation result is $> +127$ or < -128
0	Operation result is $^2 +127$ or ≥ -128				
1	Operation result is $> +127$ or < -128				
.3	Decimal Adjust Flag (D)				
	<table border="1"> <tr> <td>0</td><td>Add operation completed</td></tr> <tr> <td>1</td><td>Subtraction operation completed</td></tr> </table>	0	Add operation completed	1	Subtraction operation completed
0	Add operation completed				
1	Subtraction operation completed				
.2	Half-Carry Flag (H)				
	<table border="1"> <tr> <td>0</td><td>No carry-out of bit 3 or no borrow into bit 3 by addition or subtraction</td></tr> <tr> <td>1</td><td>Addition generated carry-out of bit 3 or subtraction generated borrow into bit 3</td></tr> </table>	0	No carry-out of bit 3 or no borrow into bit 3 by addition or subtraction	1	Addition generated carry-out of bit 3 or subtraction generated borrow into bit 3
0	No carry-out of bit 3 or no borrow into bit 3 by addition or subtraction				
1	Addition generated carry-out of bit 3 or subtraction generated borrow into bit 3				
.1	Fast Interrupt Status Flag (FIS)				
	<table border="1"> <tr> <td>0</td><td>Cleared automatically during an interrupt return (IRET)</td></tr> <tr> <td>1</td><td>Automatically set to "1" during a fast interrupt service routine</td></tr> </table>	0	Cleared automatically during an interrupt return (IRET)	1	Automatically set to "1" during a fast interrupt service routine
0	Cleared automatically during an interrupt return (IRET)				
1	Automatically set to "1" during a fast interrupt service routine				
.0	Bank Address Selection Flag (BA)				
	<table border="1"> <tr> <td>0</td><td>Bank 0 is selected</td></tr> <tr> <td>1</td><td>Bank 1 is selected</td></tr> </table>	0	Bank 0 is selected	1	Bank 1 is selected
0	Bank 0 is selected				
1	Bank 1 is selected				

IMR — Interrupt Mask Register

DDH

Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	X	X	X	X	X	X	X	X
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 Interrupt Level 7 (IRQ7) Enable Bit; INT8–INT11

0	Disable IRQ7 interrupts
1	Enable IRQ7 interrupts

.6 Interrupt Level 6 (IRQ6) Enable Bit; INT5–INT7

0	Disable ¹ IRQ6 interrupts
1	Enable IRQ6 interrupts

.5 Interrupt Level 5 (IRQ5) Enable Bit; INT4

0	Disable IRQ5 interrupts
1	Enable IRQ5 interrupts

.4 Interrupt Level 4 (IRQ4) Enable Bit; INT0–INT3

0	Disable IRQ4 interrupts
1	Enable IRQ4 interrupts

.3 Interrupt Level 3 (IRQ3) Enable Bit; Serial Rx/Tx, Timers C and D

0	Disable IRQ3 interrupts
1	Enable IRQ3 interrupts

.2 Interrupt Level 2 (IRQ2) Enable Bit

Not used for S3C8	
-------------------	--

.1 Interrupt Level 1 (IRQ1) Enable Bit; PWM, Capture, and Timer A

0	Disable IRQ1 interrupts
1	Enable IRQ1 interrupts

.0 Interrupt Level 0 (IRQ0) Enable Bit; Timer B

0	Disable IRQ0 interrupts
1	Enable IRQ0 interrupts

IPH—Instruction Pointer (High Byte)

DAH

Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	x	x	x	x	x	x	x	x
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 – .0**Instruction Pointer Address (High Byte)**

The high-byte instruction pointer value is the upper eight bits of the 16-bit instruction pointer address (IP15–IP8). The lower byte of the IP address is located in the IPL register (DBH).

IPL—Instruction Pointer (Low Byte)

DBH

Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	x	x	x	x	x	x	x	x
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 – .0**Instruction Pointer Address (Low Byte)**

The low-byte instruction pointer value is the lower eight bits of the 16-bit instruction pointer address (IP7–IP0). The upper byte of the IP address is located in the IPH register (DAH).

IPR — Interrupt Priority Register**FFH****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	x	x	x	x	x	x	x	x
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7, .4, and .1**Priority Control Bits for Interrupt Groups A, B, and C**

0	0	0	Group priority undefined
0	0	1	B > C > A
0	1	0	A > B > C
0	1	1	B > A > C
1	0	0	C > A > B
1	0	1	C > B > A
1	1	0	A > C > B
1	1	1	Group priority undefined

.6**Interrupt Subgroup C Priority Control Bit**

0	IRQ6 > IRQ7
1	IRQ7 > IRQ6

.5**Interrupt Group C Priority Control Bit**

0	IRQ5 > (IRQ6, IRQ7)
1	(IRQ6, IRQ7) > IRQ5

.3**Interrupt Subgroup B Priority Control Bit**

0	IRQ3 > IRQ4
1	IRQ4 > IRQ3

.2**Interrupt Group B Priority Control Bit**

Not used for S3C8	
-------------------	--

.0**Interrupt Group A Priority Control Bit**

0	IRQ0 > IRQ1
1	IRQ1 > IRQ0

IRQ — Interrupt Request Register

DCH

Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Addressing Mode	Register addressing mode only							

.7 Interrupt Level 7 (IRQ7) Request Pending Bit; INT8–INT11

0	No IRQ7 interrupt pending
1	IRQ7 interrupt is pending

.6 Interrupt Level 6 (IRQ6) Request Pending Bit; INT5– INT7

0	No IRQ6 interrupt pending
1	IRQ6 interrupt is pending

.5 Interrupt Level 5 (IRQ5) Request Pending Bit; INT4

0	No IRQ5 interrupt pending
1	IRQ5 interrupt is pending

.4 Interrupt Level 4 (IRQ4) Request Pending Bit; INT0–INT3

0	No IRQ4 interrupt pending
1	IRQ4 interrupt is pending

.3 Interrupt Level 3 (IRQ3) Request Pending Bit; Serial Rx/Tx, Timers C and D

0	No IRQ3 interrupt pending
1	IRQ3 interrupt is pending

.2 Interrupt Level 2 (IRQ2) Request Pending Bit

Not used for S3C8	
-------------------	--

.1 Interrupt Level 1 (IRQ1) Request Pending Bit; PWM, Capture, and Timer A

0	No IRQ1 interrupt pending
1	IRQ1 interrupt is pending

.0 Interrupt Level 0 (IRQ0) Request Pending Bit; Timer B

0	No IRQ0 interrupt pending
1	IRQ0 interrupt is pending

P0CON — Port 0 Control Register**F0H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 – .4**Port 0, Upper Nibble (P0.4 - P0.7) Configuration Bits**

0	0	x	0	Schmitt trigger Input
0	1	x	0	Schmitt trigger Input, pull-up
0	0	0	1	Output, push-pull
0	0	1	1	Output, open-drain
0	1	1	1	Output, open-drain, pull-up
1	x	x	x	Configure external interface lines A12-A15

.3 – .0**Port 0, Lower Nibble (P0.0 - P0.3) Configuration Bits**

0	0	x	0	Schmitt trigger Input
0	1	x	0	Schmitt trigger Input, pull-up
0	0	0	1	Output, push-pull
0	0	1	1	Output, open-drain
0	1	1	1	Output, open-drain, pull-up
1	x	x	x	Configure external interface lines A8-A11

NOTES

1. The RESET values are also valid for ROM-less operating mode (that is, when the input voltage at the EA pin is 5V)

2. 'X' means don't care.

P1CON — Port1 Control Register**F1H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 – .4**Port 1, Upper Nibble (P1.4 - P1.7) Configuration Bits**

0	0	x	0	Schmitt trigger Input
0	1	x	0	Schmitt trigger Input, pull-up
0	0	0	1	Output, push-pull
0	0	1	1	Output, open-drain
0	1	1	1	Output, open-drain, pull-up
1	x	x	x	Configure external interface address/data lines AD3-AD0

.3 – .0**Port 1, Lower Nibble (P1.0 - P1.3) Configuration Bits**

0	0	x	0	Schmitt trigger Input
0	1	x	0	Schmitt trigger Input, pull-up
0	0	0	1	Output, push-pull
0	0	1	1	Output, open-drain
0	1	1	1	Output, open-drain, pull-up
1	x	x	x	Configure external interface address/data lines AD7-AD4

NOTES

1. The RESET values are also valid for ROM-less operating mode (that is, when the input voltage at the EA pin is 5V)
2. 'X' means don't care.

P2CONH — Port 2 Control Register (High Byte)**F2H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value ⁽¹⁾	0	0	0	0	0	0	0	0
RESET Value ⁽²⁾	0	0	0	0	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 and .6**Port2, P2.7/ TB Configuration Control Bits**

0	x	Schmitt trigger Input mode
1	0	Push-pull output mode
1	1	Select Timer B output function (TB pin)

.5 and .4**Port2, P2.6/ TA Configuration Control Bits**

0	x	Schmitt trigger Input mode
1	0	Push-pull output mode
1	1	Select Timer A output function (TA pin)

.3 and .2**Port2, P2.5/ PM Configuration Control Bits**

0	x	Schmitt trigger Input mode
1	0	Push-pull output mode
1	1	Select external memory interface PM (Program Memory) function

.1 and .0**Port2, P2.4/ MR Configuration Control Bits**

0	x	Schmitt trigger Input mode
1	0	Push-pull output mode
1	1	Select external memory interface MR (Memory Read) function

NOTES

1. The first set of RESET values are valid for normal operating mode (that is, when the input voltage at the EA pin is 0 V). In normal operating mode, the external interface is not configured automatically after a reset operation.
2. The second set of RESET values is valid only for S3C8 ROM-less operating mode (that is, when a 5 V input voltage is applied at the EA pin). In ROM-less mode, the external interface lines that are controlled by P2CONH are configured automatically by a RESET. During ROM-less operation, do not change the P2CONH register settings, as this may disable the external interface.
3. 'X' means don't care.

P2CONL — Port 2 Control Register (Low Byte)

F3H

Set 1, Bank 0

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value ⁽¹⁾	0	0	0	0	0	0	0	0
RESET Value ⁽²⁾	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 and .6**Port2, P2.3/ DM Configuration Control Bits**

0	x	Schmitt trigger Input mode
1	0	Push-pull output mode
1	1	Select external memory interface DM (Data Memory) function

.5 and .4**Port2, P2.2/ MW Configuration Control Bits**

0	x	Schmitt trigger Input mode
1	0	Push-pull output mode
1	1	Select external memory interface MW (Memory Write) function

.3 and .2**Port2, P2.1/ DS Configuration Control Bits**

0	x	Schmitt trigger Input mode
1	0	Push-pull output mode
1	1	Select external memory interface DS (Data Strobe) function

.1 and .0**Port2, P2.0/ AS Configuration Control Bits**

0	x	Schmitt trigger Input mode
1	0	Push-pull output mode
1	1	Select external memory interface AS (Address Strobe) function

NOTES

1. The first set of RESET values are valid for normal operating mode (that is, when the input voltage at the EA pin is 0 V). In normal operating mode, the external interface is not configured automatically after a reset operation.
2. The second set of RESET values is valid only for S3C8 ROM-less operating mode (that is, when a 5 V input voltage is applied at the EA pin). In ROM-less mode, the external interface lines that are controlled by P2CONL are configured automatically by a RESET. During ROM-less operation, do not change the P2CONL register settings, as this may disable the external interface.
3. 'X' means don't care.

P3CONH — Port 3 Control Register (High Byte)**F4H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 and .6**P3.7 / WAIT Configuration Bits**

0	x	Input mode, WAIT signal input enabled
1	0	Input mode, pull-up resistor active, WAIT signal input enabled
1	1	Push-pull output mode

.5 and .4**P3.6 / CAP Configuration Bits**

0	x	Input mode, capture input for PWM (CAP pin) enabled
1	0	Input mode, pull-up active, capture input for PWM (CAP pin) enabled
1	1	Push-pull output mode

.3 and .2**P3.5 Configuration Bits**

0	x	Input mode
1	0	Input mode, pull-up resistor active
1	1	Push-pull output mode

.1 and .0**P3.4 Configuration Bits**

0	x	Input mode
1	0	Input mode, pull-up resistor active
1	1	Push-pull output mode

NOTES:

1. To configure P3.7 and P3.6 to their alternate input function (WAIT and CAP, respectively), either of the two input mode settings is valid.
2. To enable the WAIT or CAP input function, you must also make the appropriate settings in the EMT and PWMCON registers, respectively.
3. 'x' means don't care.

P3CONL — Port 3 Control Register (Low Byte)
F5H Set 1, Bank 0

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 and .6**P3.3 / TDG /INT3 Configuration Bits**

0	0	Input mode, falling-edge interrupts, timer D gate input enabled
0	1	Input mode, rising-edge interrupts, timer D gate input enabled
1	0	Input mode, pull-up, falling-edge interrupts, timer D gate input enabled
1	1	Push-pull output mode

.5 and .4**P3.2 / TCG /INT2 Configuration Bits**

0	0	Input mode, falling-edge interrupts, timer C gate input enabled
0	1	Input mode, rising-edge interrupts, timer C gate input enabled
1	0	Input mode, pull-up, falling-edge interrupts, timer C gate input enabled
1	1	Push-pull output mode

.3 and .2**P3.1 / TDCK /INT1 Configuration Bits**

0	0	Input mode, falling-edge interrupts, timer D clock input enabled
0	1	Input mode, rising-edge interrupts, timer D clock input enabled
1	0	Input mode, pull-up, falling-edge interrupts, timer D clock input enabled
1	1	Push-pull output mode

.1 and .0**P3.0 / TCCK /INT0 Configuration Bits**

0	0	Input mode, falling-edge interrupts, timer C clock input enabled
0	1	Input mode, rising-edge interrupts, timer C clock input enabled
1	0	Input mode, pull-up, falling-edge interrupts, timer C clock input enabled
1	1	Push-pull output mode

NOTES:

1. The alternate function for pins P3.3–P3.0 is configured when you select any one of the three input modes.
2. To enable the timer C and D gate input function, first configure P3.2 and P3.3 to input mode. Then, make the appropriate control bit settings in the T1MOD register.
3. To use pins P3.0 and P3.1 as timer C and D clock inputs, you first configure the pins in the P3CONL register. Then, to enable the clock input function (that is, to select the clock source), set the appropriate bits in T1MOD register.

P3INT — Port 3 Interrupt Enable Register**FCH****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	—	—	—	—	0	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							
.7 – .4	Not mapped for S3C8							
.3	P3.3 External Interrupt (IRQ4) Enable Bit							
	0	Disable INT4 interrupt at P3.3						
	1	Enable INT4 interrupt at P3.3						
.2	P3.2 External Interrupt (IRQ4) Enable Bit							
	0	Disable INT4 interrupt at P3.2						
	1	Enable INT4 interrupt at P3.2						
.1	P3.1 External Interrupt (IRQ4) Enable Bit							
	0	Disable INT4 interrupt at P3.1						
	1	Enable INT4 interrupt at P3.1						
.0	P3.0 External Interrupt (IRQ4) Enable Bit							
	0	Disable INT4 interrupt at P3.0						
	1	Enable INT4 interrupt at P3.0						

NOTES:

1. External interrupts at the low-byte port 3 pins, P3.0–P3.3, are all interrupt level IRQ4.
2. The IRQ4 interrupts at P3.2 and P3.3 have the same priority level and vector address in the interrupt structure. In case of contention, the P3.2 interrupt is serviced first.

P3PND — Port 3 Interrupt Pending Register**FDH****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value	—	—	—	—	0	0	0	0	
Read/Write (NOTES)	—	—	—	—	R/W	R/W	R/W	R/W	
Addressing Mode	Register addressing mode only								
.7 – .4	Not mapped for S3C8								
.3	P3.3 Interrupt (INT4) Pending Bit								
	0	No INT4 interrupt pending at P3.3 (when bit is read)							
	1	INT4 interrupt is pending at P3.3 (when bit is read)							
.2	P3.2 Interrupt (INT4) Pending Bit								
	0	No INT4 interrupt pending at P3.2 (when bit is read)							
	1	INT4 interrupt is pending at P3.2 (when bit is read)							
.1	P3.1 Interrupt (INT4) Pending Bit								
	0	No INT4 interrupt pending at P3.1 (when bit is read)							
	1	INT4 interrupt is pending at P3.1 (when bit is read)							
.0	P3.0 Interrupt (INT4) Pending Bit								
	0	No INT4 interrupt pending at P3.0 (when bit is read)							
	1	INT4 interrupt is pending at P3.0 (when bit is read)							

NOTES:

1. P3PND bits can be polled by application software to detect interrupt pending conditions.
2. To clear an interrupt pending condition, write a "1" to the P3PND register bit location; writing a "0" has no effect.
3. To avoid errors, we recommend using Load instructions (except for LDB) to manipulate the P3PND register.

P4CONH — Port 4 Control Register (High Byte)**F6H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 and .6**P4.7 / INT11 Configuration Bits**

0	0	Input mode, interrupt on falling edges
0	1	Input mode, interrupt on rising edges
1	0	Input mode, interrupt on falling edges, pull-up resistor active
1	1	Push-pull output mode

.5 and .4**P4.6 / INT10 Configuration Bits**

0	0	Input mode, interrupt on falling edges
0	1	Input mode, interrupt on rising edges
1	0	Input mode, interrupt on falling edges; pull-up resistor active
1	1	Push-pull output mode

.3 and .2**P4.5 / INT9 Configuration Bits**

0	0	Input mode, interrupt on falling edges
0	1	Input mode, interrupt on rising edges
1	0	Input mode, interrupt on falling edges; pull-up resistor active
1	1	Push-pull output mode

.1 and .0**P4.4 / INT8 Configuration Bits**

0	0	Input mode, interrupt on falling edges
0	1	Input mode, interrupt on rising edges
1	0	Input mode, interrupt on falling edges; pull-up resistor active
1	1	Push-pull output mode

P4CONL — Port 4 Control Register (Low Byte)**F7H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 and .6**P4.3 / INT7 Configuration Bits**

0	0	Input mode, interrupt on falling edges
0	1	Input mode, interrupt on rising edges
1	0	Input mode, interrupt on falling edges, pull-up resistor active
1	1	Push-pull output mode

.5 and .4**P4.2 / INT6 Configuration Bits**

0	0	Input mode, interrupt on falling edges
0	1	Input mode, interrupt on rising edges
1	0	Input mode, interrupt on falling edges, pull-up resistor active
1	1	Push-pull output mode

.3 and .2**P4.1 / INT5 Configuration Bits**

0	0	Input mode, interrupt on falling edges
0	1	Input mode, interrupt on rising edges
1	0	Input mode, interrupt on falling edges, pull-up resistor active
1	1	Push-pull output mode

.1 and .0**P4.0 / INT4 Configuration Bits**

0	0	Input mode, interrupt on falling edges
0	1	Input mode, interrupt on rising edges
1	0	Input mode, interrupt on falling edges, pull-up resistor active
1	1	Push-pull output mode

P4INT — Port 4 Interrupt Enable Register**F9H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7**P4.7 / INT11 Interrupt Enable Bit**

0	Disable INT11
1	Enable INT11

.6**P4.6 / INT10 Interrupt Enable Bit**

0	Disable INT10
1	Enable INT10

.5**P4.5 / INT9 Interrupt Enable Bit**

0	Disable INT9
1	Enable INT9

.4**P4.4 / INT8 Interrupt Enable Bit**

0	Disable INT8
1	Enable INT8

.3**P4.3 / INT7 Interrupt Enable Bit**

0	Disable INT7
1	Enable INT7

.2**P4.2 / INT6 Interrupt Enable Bit**

0	Disable INT6
1	Enable INT6

.1**P4.1 / INT5 Interrupt Enable Bit**

0	Disable INT5
1	Enable INT5

.0**P4.0 / INT4 Interrupt Enable Bit**

0	Disable INT4
1	Enable INT4

P4PND — Port 4 Interrupt Pending Register**D4H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write (NOTES)	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7	P4.7 / INT11 Interrupt Pending Bit
0	No interrupt pending (when bit is read)
1	Interrupt is pending (when bit is read)
.6	P4.6 / INT10 Interrupt Pending Bit
0	No interrupt pending (when bit is read)
1	Interrupt is pending (when bit is read)
.5	P4.5 / INT9 Interrupt Pending Bit
0	No interrupt pending (when bit is read)
1	Interrupt is pending (when bit is read)
.4	P4.4 / INT8 Interrupt Pending Bit
0	No interrupt pending (when bit is read)
1	Interrupt is pending (when bit is read)
.3	P4.3 / INT7 Interrupt Pending Bit
0	No interrupt pending (when bit is read)
1	Interrupt is pending (when bit is read)
.2	P4.2 / INT6 Interrupt Pending Bit
0	No interrupt pending (when bit is read)
1	Interrupt is pending (when bit is read)
.1	P4.1 / INT5 Interrupt Pending Bit
0	No interrupt pending (when bit is read)
1	Interrupt is pending (when bit is read)
.0	P4.0 / INT4 Interrupt Pending Bit
0	No interrupt pending (when bit is read)
1	Interrupt is pending (when bit is read)

NOTES:

1. To clear an interrupt pending condition, write a "1" to appropriate the P4PND bit.
2. To avoid errors, we recommend using Load instructions (except for LDB) to manipulate P4PND register values.



ELECTRONICS

P5CON—Port 5 Control Register**F8H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 – .4**Port 5 Upper Nibble (P5.4–P5.7) Configuration Bits**

x	0	x	0	Input mode
x	1	x	0	Input mode, pull-up resistor active
x	0	0	1	Push-pull output mode
x	0	1	1	N-channel, open-drain output mode
x	1	1	1	N-channel, open-drain output mode, pull-up resistor active

.3 – .0**Port 5 Lower Nibble (P5.0 – P5.3) Configuration Bits**

x	0	x	0	Input mode
x	1	x	0	Input mode, pull-up resistor active
x	0	0	1	Push-pull output mode
x	0	1	1	N-channel, open-drain output mode
x	1	1	1	N-channel, open-drain output mode, pull-up resistor active

NOTE: 'x' means don't care.

PP — Register Page Pointer

DFH

Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	—	—	—	—	—	—	0	0
Read/Write	—	—	—	—	—	—	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 – .2

Not used for S3C8

.1 – .0

Page Selection Bits (for S3C8 Register File Addressing)

0	0	Page 0
0	1	Page 1
1	0	Page 2
1	1	Page 3

PWMCON — PWM Control Register**FCH****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 and .6**2-Bit Prescaler Value for PWM Counter Input Clock**

0	0	Divide input clock by one
0	1	Divide input clock by two
1	0	Divide input clock by three
1	1	Divide input clock by four

.5**PWM Counter Enable Bit**

0	Stop PWM counter operation
1	Start (or resume) PWM counter operation

.4**PWM Counter Overflow Interrupt Enable Bit**

0	Disable PWM counter overflow interrupt
1	Enable PWM counter overflow interrupt

.3**Capture Interrupt Enable Bit**

0	Disable capture interrupt
1	Enable capture interrupt

.2**PWM Test Mode Enable Bit**

This bit is used for factory testing only. During normal operation, PWMCON.2 should always remain cleared to "0".

.1 and .0**Data Capture Function Control Bits**

0	0	Disable capture function
0	1	Capture on falling signal edge only
1	0	Capture on rising signal edge only
1	1	Capture on both rising and falling signal edges

NOTE: To avoid errors, we recommend using Load instructions (except for LDB) to modify PWMCON register values.

RP0 — Register Pointer 0**D6H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	1	1	0	0	0	—	—	—
Read/Write	R/W	R/W	R/W	R/W	R/W	—	—	—
Addressing Mode	Register addressing only							

.7 – .3**Register Pointer 0 Address Value**

Register pointer 0 can independently point to one of the 24 8-byte working register areas in the register file. Using the register pointers RP0 and RP1, you can select two 8-byte register slices at one time as active working register space. After a reset, RP0 points to address C0H in register set 1, selecting the 8-byte working register slice C0H–C7H.

.2 – .0

Not used for S3C8

RP1 — Register Pointer 1**D7H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	1	1	0	0	1	—	—	—
Read/Write	R/W	R/W	R/W	R/W	R/W	—	—	—
Addressing Mode	Register addressing only							

.7 – .3**Register Pointer 1 Address Value**

Register pointer 1 can independently point to one of the 24 8-byte working register areas in the register file. Using the register pointers RP0 and RP1, you can select two 8-byte register slices at one time as active working register space. After a reset, RP1 points to address C8H in register set 1, selecting the 8-byte working register slice C8H–CFH.

.2 – .0

Not used for S3C8

SIOCON—UART Control Register

EAH

Set 1, Bank 0

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 and .6**Mode and Baud Rate Selection Bits**

0	0	Select SIO mode 0 (shift register, baud rate = CPU clock /6)
0	1	Select UART mode 1 (8-bit UART, variable baud rate)
1	0	Select UART mode 2 (9-bit UART, baud rate = CPU clock /16 or /32)
1	1	Select UART mode 3 (9-bit UART, variable baud rate)

.5**Multiprocessor Communication Enable Bit**

0	Disable multiprocessor communication feature
1	Enable the multiprocessor communication feature in UART modes 2 and 3. If SIOCON.5 = "1", the receive interrupt bit (SIOCON.1) will <i>not</i> be set if the 9th data bit is "0". In UART mode 1, if SIOCON.5 = "1", the receive interrupt is only enabled when a valid stop bit is received. In SIO mode 0, SIOCON.5 should always be "0".

.4**Serial Data Receive Enable Bit**

0	Disable serial data receive function
1	Enable serial data receive function

.3**Value of the 9th Bit To Be Transmitted in UART Mode 2 or 3**

0	Transmit a "0" as the 9th data bit (valid for UART modes 2 or 3 only)
1	Transmit a "1" as the 9th data bit (valid for UART modes 2 or 3 only)

.2**Value of the 9th Bit That Was Received in UART Mode 2 or 3**

In SIO modes 2 and 3, SIOCON.2 is the 9th data bit that was received (including the start bit). In mode 1, if SIOCON.5 = "0", SIOCON.2 is the Stop bit. In mode 0, SIOCON.2 is not used because a Start bit is not required.

.1**UART Receive Interrupt Enable Bit**

0	Disable UART receive interrupt
1	Enable UART receive interrupt

.0**UART Transmit Interrupt Enable Bit**

0	Disable UART transmit interrupt
1	Enable UART transmit interrupt

SIOPND — UART Interrupt Pending Register EBH Set 1, Bank 0

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	—	—	—	—	—	—	0	0
Read/Write	—	—	—	—	—	—	R/W	R/W
Addressing Mode	Register addressing mode only							
.7 – .2	Not used for S3C8							
.1	UART Receive Interrupt Pending Flag							
	0	No UART receive interrupt is pending (when bit is read)						
	1	UART receive interrupt is pending (when bit is read)						
.0	UART Transmit Interrupt Pending Flag							
	0	No UART transmit interrupt is pending (when bit is read)						
	1	UART transmit interrupt is pending (when bit is read)						

NOTES:

1. To clear an interrupt pending condition, you must write a "1" to the appropriate SIOPND bit location.
2. In order to avoid programming errors, we recommend that you use Load instructions only (except for LDB) to modify SIOPND register values.

SPH — Stack Pointer (High Byte)**D8H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	X	X	X	X	X	X	X	X
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 – .0**Stack Pointer Address (High Byte)**

The high-byte stack pointer value is the upper eight bits of the 16-bit stack pointer address (SP15–SP8). The lower byte of the stack pointer value is located in register SPL (D9H). The SP value is undefined following a reset.

NOTE: If you only use the internal register file as stack area, SPH can serve as a general-purpose register. To avoid possible overflows or underflows of the SPL register by operations that increment or decrement the stack, we recommend that you initialize SPL with the value 'FFH' instead of '00H'. If you use external memory as stack area, the stack pointer requires a full 16-bit address.

SPL — Stack Pointer (Low Byte)**D9H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	X	X	X	X	X	X	X	X
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 – .0**Stack Pointer Address (Low Byte)**

The low-byte stack pointer value is the lower eight bits of the 16-bit stack pointer address (SP7–SP0). The upper byte of the stack pointer value is located in register SPH (D8H). The SP value is undefined following a reset.

SYM — System Mode Register

DEH

Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	—	—	x	x	x	0	0
Read/Write	R/W	—	—	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7	Tri-State External Interface Control Bit
	0 Normal operation (disable tri-state operation)
	1 Set external interface lines to high impedance (enable tri-state operation)

.6 and .5	Not used for S3C8
-----------	-------------------

.4 – .2	Fast Interrupt Level Selection Bits (1)
	0 0 0 IRQ0 (timer B overflow)
	0 0 1 IRQ1 (timer A overflow only)
	0 1 0 IRQ2 (invalid selection; not used in S3C8)
	0 1 1 IRQ3 (serial Rx/Tx, timer C and timer D overflow)
	1 0 0 IRQ4 (INT0–INT3 external interrupts at P3.0–P3.3)
	1 0 1 IRQ5 (INT4 external interrupt at P4.0)
	1 1 0 IRQ6 (INT5–INT7 external interrupts at P4.1–P4.3)
	1 1 1 IRQ7 (INT8–INT11 external interrupts at P4.4–P4.7)

.1	Fast Interrupt Enable Bit
	0 Disable fast interrupt processing
	1 Enable fast interrupt processing

.0	Global Interrupt Enable Bit (2)
	0 Disable global interrupt processing
	1 Enable global interrupt processing

NOTES:

1. Fast interrupt processing is only available for interrupt levels whose pending bits are cleared by software. Fast interrupts are therefore not available for the PWM counter overflow and capture data input interrupts (IRQ1).
2. Following a reset, you enable global interrupt processing by executing an EI instruction (not by writing a "1" to SYM.0).

T0CON — Timer 0 Control Register**EEH****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write (NOTE)	W	W	W	W	W	W	R/W	W
Addressing Mode	Register addressing mode only							

.7 – .4**4-Bit Prescaler Value for Timer A and B Clock Input**

0	0	0	0	Divide clock input by 1 (non-divided)
0	0	0	1	Divide clock input by 2
•	•	•	•	(Divide clock input by 3–15)
1	1	1	1	Divide clock input by 16

.3**Timer A and B Clock Source Selection Bit**

0	Select divided-by-1024 CPU clock
1	Select non-divided CPU clock

.2**Timer A Overflow Interrupt Enable Bit**

0	Disable timer A interrupt requests
1	Enable timer A interrupt requests

.1**Timer A Overflow Interrupt Pending Flag (NOTE)**

0	No timer A interrupt is pending (when bit is read)
1	Timer A interrupt is pending (when bit is read)

.0**Timer A Operating Mode Selection Bit**

0	Interval timer mode
1	Pulse width modulation mode (NOTE)

NOTES:

1. To avoid programming errors, we recommend that you use Load instructions only (except for LDB) to modify T0CON register values.
2. T0CON.1 is the only readable bit in the T0CON register and can therefore be polled to detect timer A interrupt pending conditions. To clear a timer A interrupt pending condition, you must write a "1" to T0CON.1. Writing a "0" has no effect.
3. For PWM output mode, you must also enable the timer A output pin (P2.6) by setting P2CON bits 5 and 4 to '11B'.

T1CON — Timer Module 1 Control Register

FAH

Set 1, Bank 0

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value	0	—	0	0	0	0	0	0	
Read/Write	R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register addressing only								
.7	Double Baud Rate Selection Bit (NOTE)								
	0	Normal baud rate for timer D UART feature							
	1	Double baud rate for timer D UART feature							
.6	Not used for S3C8								
.5	Timer D Overflow Interrupt Pending Flag (NOTE)								
	0	No timer D interrupt is pending (when bit is read)							
	1	Timer D interrupt is pending (when bit is read)							
.4	Timer C Overflow Interrupt Pending Flag (NOTE)								
	0	No timer C interrupt is pending (when bit is read)							
	1	Timer C interrupt is pending (when bit is read)							
.3	Timer D Overflow Interrupt Enable Bit								
	0	Disable timer D interrupt							
	1	Enable timer D interrupt							
.2	Timer C Overflow Interrupt Enable Bit								
	0	Disable timer C interrupt							
	1	Enable timer C interrupt							
.1	Timer D Run Enable Bit								
	0	Disable timer D (stop)							
	1	Enable timer D (run)							
.0	Timer C Run Enable Bit								
	0	Disable timer C (stop)							
	1	Enable timer C (run)							

NOTES:

1. Timer D overflows can be used as a baud rate generator for the UART module. To configure this feature, the timer D interrupt must first be disabled. Please refer to the hardware descriptions in Part II of this manual for more information.
2. To clear a timer C or timer D interrupt pending condition, you must write a "1" to the appropriate pending flag.
3. To avoid programming errors, we recommend using only Load instructions (except for LDB) to manipulate T1CON register values.



ELECTRONICS

T1MOD — Timer Module 1 Mode Register**FBH****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 Timer D Gate Function Enable Bit⁽¹⁾

0	Disable timer D gate function
1	Enable timer D gate function

.6 Timer D Clock Source Selection Bit⁽²⁾

0	Divided-by-six CPU clock (for timer operation)
1	External clock source (for event counter operation)

.5 and .4 Timer D Operating Mode Selection Bits

0	0	Cascaded 13-bit timer/counter
0	1	16-bit timer/counter
1	0	8-bit auto-reload timer/counter
1	1	Disable timer/counter D

.3 Timer C Gate Function Enable Bit⁽¹⁾

0	Disable timer C gate function
1	Enable timer C gate function

.2 Timer C Clock Source Selection Bit^(2, 3)

0	Divided-by-six CPU clock (for timer operation)
1	External clock source (for event counter operation)

.1 and .0 Timer C Operating Mode Selection Bits

0	0	Cascaded 13-bit timer/counter
0	1	16-bit timer/counter
1	0	8-bit auto-reload timer/counter
1	1	Two 8-bit timer/counters

NOTES:

1. Before the timer C or D gate function is enabled, you must first configure the appropriate input pins in the P4CONL control register: P4.0 (bit-pair 1/0) for the timer C gate and P4.1 (bit-pair 3/2) for the timer D gate.
2. Before the timer C or D clock source selection is enabled, you must first configure the appropriate pins in the P3CONL control register: P3.0 (bit-pair 1/0) for the timer C pin TCCK and P3.1 (bit-pair 3/2) for the timer D pin TDCK.
3. The CPU clock frequency is equal to the oscillator clock frequency.

TBCON — Timer B Control Register

EFH

Set 1, Bank 0

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	—	—	—	—	—	0	0	0
Read/Write ⁽¹⁾	—	—	—	—	—	W	R/W	W
Addressing Mode	Register addressing mode only							
.7 – .3	Not used for S3C8							
.2	Timer B Overflow Interrupt Enable Bit							
	0	Disable timer B interrupt						
	1	Enable timer B interrupt						
.1	Timer B Overflow Interrupt Pending Flag ⁽²⁾							
	0	No timer B interrupt is pending (when bit is read)						
	1	Timer B interrupt is pending (when bit is read)						
.0	Timer B Operating Mode Selection Bit							
	0	Interval timer mode						
	1	Pulse width modulation mode ⁽³⁾						

NOTES:

1. To avoid programming errors, we recommend that you use Load instructions only (except for LDB) to modify TBINT register values.
2. TBINT.1 is the only readable bit in this register. You can therefore poll TBINT.1 to detect timer B interrupt pending conditions. To clear a timer B pending condition, you must write a "1" to TBINT.1. Writing a "0" has no effect.
3. For PWM output mode, you must also enable the timer B output pin (P2.7) by setting P2CON bits 6 and 7 to '11B'.

5

INTERRUPT STRUCTURE

OVERVIEW

The SAM8 interrupt structure has three basic components: levels, vectors, and sources. The CPU recognizes eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. Each vector can have one or more sources.

Levels

Levels provide the highest-level method of interrupt priority assignment and recognition. All peripherals and I/O blocks can issue interrupt requests.

In other words, peripheral and I/O operations are interrupt-driven. There are eight interrupt levels: IRQ0–IRQ7, also called level 0 – level 7. Each interrupt level directly corresponds to an interrupt request number (IRQn). The total number of interrupt levels used in the interrupt structure varies from device to device.

The interrupt level numbers 0 through 7 do not necessarily indicate the relative priority of the levels. They are simply identifiers for the interrupt levels that are recognized by the CPU (IRQ0–IRQ7).

The relative priority of different interrupt levels is determined by settings in the interrupt priority register, IPR. The interrupt group and subgroup logic that is controlled by IPR settings lets you define more complex priority relationships.

Vectors

Each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. The maximum number of vectors that can be supported for a given level is 128. (The actual number of vectors used for S3C8-series devices will always be much smaller.) If an interrupt level has more than one vector address, the relative vector priorities are set in hardware.

Sources

A source is any peripheral that generates an interrupt. A source can be an external pin or a counter overflow, for example. Each vector can have several interrupt sources. When a service routine starts, the respective pending bit is either cleared automatically by hardware or "manually" by the application software.

The characteristics of the source's pending mechanism determine which method is used to clear its corresponding pending bit.

INTERRUPT TYPES

The three components of the SAM8 interrupt structure described above — levels, vectors, and sources — are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic.

There are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3. The types differ in the number of vectors and interrupt sources assigned to each level (see Figure 5–1):

INTERRUPT TYPES (Continued)

- Type 1: One level (IRQn) + one vector (V₁) + one source (S₁)
- Type 2: One level (IRQn) + one vector (V₁) + multiple sources (S₁ – S_n)
- Type 3: One level (IRQn) + multiple vectors (V₁ – V_n) + multiple sources (S₁ – S_n, S_{n+1} – S_{n+m})

In the S3C8444 microcontroller, only interrupt types 1 and 3 are implemented. In interrupt level IRQ4, two sources (P3.2 and P3.3 external interrupt) do share the same vector (ECH). However, IRQ4 has the basic type 3 interrupt structure.

S3C8444 INTERRUPT STRUCTURE

The S3C8444 microcontroller supports up to 20 interrupt sources. Each interrupt source has a corresponding interrupt vector address.

Nineteen different vector addresses are allocated to these 20 interrupt sources. (The reason why there are not 20 vectors is that the P3.3 and P3.2 external interrupt sources in level IRQ4 share the same vector address, ECH.)

Only seven levels are used in the S3C8444's interrupt structure: IRQ0, IRQ1, and IRQ3–IRQ7. Interrupt level IRQ2 is not implemented. The device-specific interrupt structure is shown in Figure 5–2.

When multiple interrupt levels are active in a instruction simultaneously, the interrupt priority register (IPR) determines the order in which contending interrupts are to be serviced.

If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first. (The relative priorities of multiple interrupts within a single level are set in hardware.)

When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent interrupts, saves the program counter and status flags, and branches to the program memory vector location reserved for that interrupt.

This memory location, together with the next memory byte, constitutes the 16-bit address of the interrupt service routine for that particular interrupt request.




Figure 5–1. S3C8-Series Interrupt Types

LEVEL	VECTOR	SOURCE	RESET / CLEAR
IRQ0	FEH	Timer B overflow	S/W
IRQ1	B8H	PWM counter overflow	H/W
	BAH	Capture data	H/W
	BEH	Timer A overflow	S/W
IRQ2		(Not used in the KS88C4404 implementation)	
IRQ3	F0H	Serial data receive	S/W
	F2H	Serial data transmit	S/W
	F4H	Timer C overflow	S/W
	F6H	Timer D overflow	S/W
IRQ4	E8H	P3.0 external interrupt	S/W
	EAH	P3.1 external interrupt	S/W
	ECH	P3.2 external interrupt	S/W
		P3.3 external interrupt	S/W
IRQ5	D8H	P4.0 external interrupt	S/W
IRQ6	DAH	P4.1 external interrupt	S/W
	DCH	P4.2 external interrupt	S/W
	DEH	P4.3 external interrupt	S/W
IRQ7	E0H	P4.4 external interrupt	S/W
	E2H	P4.5 external interrupt	S/W
	E4H	P4.6 External interrupt	S/W
	E6H	P4.7 external interrupt	S/W

NOTES:

1. Within a given interrupt level, the lower vector address has the higher priority. For example, E0H has higher priority than E2H within IRQ7. These priorities are set at the factory.
2. External interrupts may be triggered by a rising or falling edge, based on the corresponding control register setting.

Figure 5–2. S3C8444 Interrupt Structure

INTERRUPT VECTOR ADDRESSES

Interrupt vector addresses for the S3C8444 are stored in the first 256 bytes of the external program memory (ROM). Vectors for all interrupt levels are stored in the vector address area, 0H–FFH.

Unused locations in this range can be used as normal program memory. When writing an application program, you should be careful not to overwrite the address data stored in this area.

The program reset address in the external program memory is 0020H. When a reset occurs, the 16-bit address stored in this location (and in 0021H) is fetched and the corresponding instruction is executed.




Figure 5–3. Vector Address Area in External Program Memory (ROM)

Table 5-1. S3C8444 Interrupt Vectors

Vector Address		Interrupt Source	Request		Reset/Clear	
Decimal Value	Hex Value		Interrupt Level	Priority in Level	H/W	S/W
254	FEH	Timer B overflow	IRQ0	—		✓
246	F6H	Timer D overflow	IRQ3	3		✓
244	F4H	Timer C overflow		2		
242	F2H	Serial data transmit		1		
240	F0H	Serial data receive		0		
236 (also 236)	ECH	P3.3 external interrupt	IRQ4	2		✓
	(also ECH)	P3.2 external interrupt		2		
234	EAH	P3.1 external interrupt		1		
232	E8H	P3.0 external interrupt		0		
230	E6H	P4.7 external interrupt	IRQ7	3		✓
228	E4H	P4.6 external interrupt		2		
226	E2H	P4.5 external interrupt		1		
224	E0H	P4.4 external interrupt		0		
222	DEH	P4.3 external interrupt	IRQ6	2		✓
	DCH	P4.2 external interrupt		1		
218	DAH	P4.1 external interrupt		0		
216	D8H	P4.0 external interrupt	IRQ5	—		✓
190	BEH	Timer A overflow	IRQ1	2		✓
	BAH	Capture data input		1	✓	
	B8H	PWM counter overflow		0	✓	

NOTES:

1. Interrupt priorities are identified in inverse order: '0' is highest priority, '1' is the next highest, and so on.
2. If two or more interrupts within the same level contend, the interrupt with the lowest vector address has priority over one with a higher vector address. The priorities within a level are preset at the factory. For example, in level IRQ3, the highest priority interrupt (0) is the serial data receive interrupt, vector F0H; the lowest priority interrupt (3) within the same level is the timer D interrupt, vector F6H.
3. The P3.3 and P3.2 interrupt sources share the same interrupt vector: ECH (decimal 236). You can identify P3.2 & P3.3 interrupt source using P3PND.2 & P3PND.3.

ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)

The Enable Interrupts (EI) instruction globally enables the interrupt structure. All interrupts are serviced as they occur, and according to established priorities. The system initialization routine that is executed following a reset must always contain an EI instruction.

During normal operation, you can execute the DI (Disable Interrupt) instruction at any time to globally disable interrupt processing. The EI and DI instructions change the value of bit 0 in the SYM register. Although you can manipulate SYM.0 directly to enable or disable interrupts, we recommend that you use the EI and DI instructions instead.

SYSTEM-LEVEL INTERRUPT CONTROL REGISTERS

In addition to the control registers for specific interrupt sources, four system-level control registers control interrupt processing:

- An interrupt level is enabled or disabled (masked) by bit settings in the interrupt mask register (IMR).
- Relative priorities of interrupt levels are controlled by the interrupt priority register (IPR).
- The interrupt request register (IRQ) contains interrupt pending flags for each level.
- The system mode register (SYM) dynamically enables or disables global interrupt processing. SYM settings also enable fast interrupts and control the external interface, if implemented.

Table 5–2. Interrupt Control Register Overview

Control Register	ID	R/W	Function Description
System mode register	SYM	R/W	Dynamic global interrupt processing enable and disable, fast interrupt processing, and external interface control.
Interrupt mask register	IMR	R/W	Bit settings in the IMR register enable or disable interrupt processing for each of the seven interrupt levels, IRQ0, IRQ1, and IRQ3–IRQ7. (IRQ2 is not implemented.)
Interrupt priority register	IPR	R/W	Controls the relative processing priorities of the interrupt levels. The eight levels are organized into three groups: A, B, and C. Group A is IRQ0 and IRQ1, group B is IRQ3 and IRQ4, and group C is IRQ5–IRQ7. (IRQ2 is not implemented.)
Interrupt request register	IRQ	R	This register contains a request pending bit for each of the seven interrupt levels that are used in the S3C8444 interrupt structure, IRQ0, IRQ1, and IRQ3–IRQ7. (IRQ2 is not implemented.)

INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can therefore be controlled in two ways: either globally, or by specific interrupt level and source. The system-level control points in the interrupt structure are therefore:

- Global interrupt enable and disable (by EI and DI instructions or by direct manipulation of SYM.0)
- Interrupt level enable and disable settings (IMR register)
- Interrupt level priority settings (IPR register)
- Interrupt source enable and disable settings in the corresponding peripheral control register(s)

NOTE

When writing the part of an application program that handles interrupt processing, be sure to include the necessary register file address (register pointer) information.




Figure 5–4. Interrupt Function Diagram

PERIPHERAL INTERRUPT CONTROL REGISTERS

For each interrupt source there is a corresponding peripheral control register (or registers) to control the interrupts generated by that peripheral. These registers and their locations are listed in Table 5–3.

Table 5–3. Peripheral Interrupt Source Overview

Peripheral Source	Interrupt Level	Control Register(s)	Register Location
Timer B overflow	IRQ0	TBCON	EFH (set 1, bank 0)
Timer D overflow	IRQ3	T1CON	FAH (set 1, bank 0)
Timer C overflow		T1MOD	FBH (set 1, bank 0)
Serial data transmit interrupt		SIOCON	EAH (set 1, bank 0)
Serial data receive interrupt		SIOPND	EBH (set 1, bank 0)
P3.3 external interrupt	IRQ4	P3CONL	F5H (set 1, bank 0)
P3.2 external interrupt		P3INT	FCH (set 1, bank 0)
P3.1 external interrupt		P3PND	FDH (set 1, bank 0)
P3.0 external interrupt			
P4.7 external interrupt	IRQ7	P4CONH	F6H (set 1, bank 0)
P4.6 external interrupt		P4INT	F9H (set 1, bank 0)
P4.5 external interrupt		P4PND	D4H (set 1)
P4.4 external interrupt			
P4.3 external interrupt	IRQ6	P4CONL	F7H (set 1, bank 0)
P4.2 external interrupt		P4INT, P4PND	Same as IRQ7
P4.1 external interrupt			
P4.0 external interrupt	IRQ5	P4CONL, P4INT, P4PND	Same as IRQ6
Timer A overflow	IRQ1	T0CON	EEH (set 1, bank 0)
Capture data input	IRQ1	PWMCON	FCH (set 1, bank 1)
PWM counter overflow			

SYSTEM MODE REGISTER (SYM)

The system mode register, SYM (DEH, set 1), is used to enable and disable interrupt processing and to control fast interrupt processing.

SYM.0 is the enable and disable bit for global interrupt processing. SYM.1–SYM.4 control fast interrupt processing: SYM.1 is the enable bit; SYM.2–SYM.4 are the fast interrupt level selection bits. SYM.7 is the enable bit for the external memory interface's tri-state function. A reset clears SYM.0, SYM.1, and SYM.7 to "0"; the other bit values are undetermined.

The instructions EI and DI enable and disable global interrupt processing, respectively, by modifying SYM.0. An Enable Interrupt (EI) instruction must be included in the initialization routine that follows a reset operation in order to enable interrupt processing. Although you can manipulate SYM.0 directly to enable and disable interrupts during normal operation, we recommend that you use the EI and DI instructions for this purpose.




Figure 5–5. System Mode Register (SYM)

INTERRUPT MASK REGISTER (IMR)

The interrupt mask register (IMR) is used to enable or disable interrupt processing for the seven interrupt levels that are used in the S3C8444 interrupt structure, IRQ0, IRQ1, and IRQ3–IRQ7. After a reset, all IMR register values are undetermined.

Each IMR bit corresponds to a specific interrupt level: bit 0 to IRQ0, bit 1 to IRQ1, and so on. When the IMR bit of an interrupt level is cleared to "0", interrupt processing for that level is disabled (masked). When you set a level's IMR bit to "1", interrupt processing for the level is enabled (not masked).

The IMR register is mapped to register location DDH in set 1. Bit values can be read and written by instructions using the Register addressing mode. Before you write the IMR register, you should disable global interrupt processing by executing a DI instruction.




Figure 5–6. Interrupt Mask Register (IMR)

INTERRUPT PRIORITY REGISTER (IPR)

The interrupt priority register, IPR, is used to set the relative priorities of the seven interrupt levels that are used in the S3C8444 interrupt structure (IRQ0, IRQ1, and IRQ3–7). The IPR register is mapped to register location FFH in set 1, bank 0.

After a reset, all IPR register values are undetermined. If more than one interrupt source is active following the reset, the source with the highest priority level is serviced first. If both sources belong to the same interrupt level, the source with the lowest vector address is usually assigned the highest priority. (The priority is set in hardware.)

In order to define the relative priorities of interrupt levels, they are organized into groups and subgroups by the interrupt logic. Three interrupt groups are defined for the IPR logic (these groups and subgroups are used only for IPR register priority definitions):

- Group A IRQ0 and IRQ1
- Group B IRQ3 and IRQ4
- Group C IRQ5, IRQ6, and IRQ7




Figure 5–7. Interrupt Request Priority Groups

Bits 7, 4, and 1 of the IPR register control the relative priority of interrupt groups A, B, and C. For example, the setting '001B' would select the group relationship B > C > A, and '101B' would select C > B > A.

The functions of the other IPR bit settings are described as follows:

- IPR.0 controls the relative priority setting of group A interrupts (levels IRQ0 and IRQ1).
- IPR.2 is not used in the S3C8444 implementation.
- IPR.3 controls the relative priorities of group B interrupts (levels IRQ3 and IRQ4)..
- IPR.5 controls the relative priorities of group C interrupts (levels IRQ5, IRQ6, and IRQ7).




Figure 5–8. Interrupt Priority Register (IPR)

INTERRUPT REQUEST REGISTER (IRQ)

Bit values in the interrupt request register, IRQ, are polled to determine interrupt request status for the seven interrupt levels that are used in the S3C8444 interrupt structure, IRQ0, IRQ1, and IRQ3–IRQ7.

Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, and so on. A "0" indicates that no interrupt is currently requested and a "1" indicates that an interrupt is currently being requested for that level.

The IRQ register is mapped to register location DCH in set 1. IRQ bit values are read-only addressable using Register addressing mode. You can read (test) the contents of the IRQ register at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a reset, the IRQ register is cleared to '00H'.

IRQ register values can continue to be polled even if a DI instruction has been executed. If an interrupt occurs while the interrupt structure is disabled, it will not be serviced by the CPU.

The interrupt request will, however, be detected by the IRQ polling procedure. When an EI instruction is executed to enable interrupt processing, you can use this feature to determine which system events occurred while the interrupt structure was disabled.




Figure 5–9. Interrupt Request Register (IRQ)

INTERRUPT PENDING FUNCTION TYPES

Overview

There are two types of interrupt pending bits. One type is automatically cleared by hardware after the interrupt service routine is acknowledged and executed. The other type must be cleared by the application program's interrupt service routine.

Each interrupt level has a corresponding interrupt request bit in the IRQ register that the CPU polls for interrupt requests.

Pending Bits Cleared Automatically by Hardware

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request is detected.

It then issues an IRQ pulse to tell the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source, executes the service routine, and clears the pending bit to "0". This type of pending bit is not mapped and cannot, therefore, be read or written by software.

In the S3C8444 interrupt structure, only the PWM counter overflow interrupt (IRQ1, vector B8H) and the capture data input interrupt (IRQ1, vector BAH) are cleared automatically by hardware.

Pending Bits Cleared by the Service Routine

The second type of pending bit must be cleared by program software. The service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (IRET) occurs. To do this, you must write a logic "1" to the pending bit location in the corresponding mode or control register.

NOTE

If you execute an EI instruction immediately after clearing the pending bit, the EI will execute faster than the pending bit clear operation.

PROGRAMMING TIP — Using Load Instructions to Manipulate Interrupt Pending Registers

Use only load (LD) instructions, except for LDB, to manipulate interrupt pending registers. For example, you cannot use an AND, OR, or LDB instruction to selectively clear bit 1 in the port 4 interrupt pending register, P4PND. The following examples show invalid use of logic instructions:

AND	P4PND,#0FDH	; Invalid use of logical AND instruction!
OR	P4PND,#02H	; Invalid use of logical OR instruction!
LDB	P4PND.1,R0	; Invalid use of LDB (Load Bit) instruction!

Use a LD instruction instead to manipulate pending register bits:

LD	P4PND,#02H	; Only bit 1 will be reset. (Writing a "1" clears the pending bit; writing a "0" has no effect.)
----	------------	--------------------------------------------------------------------------------------------------

INTERRUPT SOURCE POLLING SEQUENCE

The interrupt request polling and servicing sequence is as follows:

1. A source generates an interrupt request by setting the interrupt request bit to "1".
2. The CPU polling procedure identifies a pending condition for that source.
3. The CPU checks the source's interrupt level.
4. The CPU generates an interrupt acknowledge signal.
5. Interrupt logic determines the Interrupt's vector address.
6. The service routine starts and the source's pending flag is cleared to "0" (either by hardware or by software).
7. The CPU continues polling for interrupt requests.

INTERRUPT SERVICE ROUTINES

Before an interrupt request can be serviced, the following conditions must be met:

- Interrupt processing must be enabled (EI, SYM.0 = "1")
- Interrupt level must be enabled (IMR register)
- Interrupt level must have the highest priority if more than one level is currently requesting service
- Interrupt must be enabled at the interrupt's source (peripheral control register)

If all of the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

1. Reset (clear to "0") the interrupt enable bit in the SYM register (SYM.0) to disable all subsequent interrupts.
2. Save the program counter and status flags to stack.
3. Branch to the interrupt vector to fetch the service routine's address.
4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, an Interrupt Return instruction (IRET) occurs. The IRET restores the PC and status flags and sets SYM.0 to "1", allowing the CPU to process the next interrupt request.

GENERATING INTERRUPT VECTOR ADDRESSES

The interrupt vector area in the ROM contains the addresses of the interrupt service routine that corresponds to each level in the interrupt structure. Vectored interrupt processing follows this sequence:

1. Push the program counter's low-byte value to stack.
2. Push the program counter's high-byte value to stack.
3. Push the FLAGS register values to stack.
4. Fetch the service routine's high-byte address from the vector address.
5. Fetch the service routine's low-byte address from the vector address.
6. Branch to the service routine specified by the 16-bit vector address.

NOTE

A 16-bit vector address always begins at an even-numbered ROM location from 00H–FFH.

NESTING OF VECTORED INTERRUPTS

You can nest a higher priority interrupt request while a lower priority request is being serviced. To do this, you must follow these steps:

1. Push the current 8-bit interrupt mask register (IMR) value to the stack (PUSH IMR).
2. Load the IMR register with a new mask to enable the higher priority interrupt only.
3. Execute an EI instruction to enable interrupt processing (a higher priority interrupt will be processed if it occurs).
4. When the lower-priority interrupt service routine ends, restore the IMR to its original value by returning the previous mask from the stack (POP IMR).
5. Execute an IRET.

Depending on the application, you may be able to simplify this procedure to some extent.

INSTRUCTION POINTER (IP)

The instruction pointer (IP) is used by all S3C8-series microcontrollers to control optional high-speed interrupt processing called *fast interrupts*. The IP consists of register pair DAH and DBH. The IP register names are IPH (high byte, IP15–IP8) and IPL (low byte, IP7–IP0).

FAST INTERRUPT PROCESSING

The feature called *fast interrupt processing* lets designated interrupts be completed in approximately six clock cycles instead of the usual 22 clock cycles. Bit 1 of the system mode register, SYM.1, enables fast interrupt processing while SYM.2–SYM.4 are used to select a specific interrupt level for fast processing.

Two other system registers support fast interrupts:

- The instruction pointer (IP) holds the starting address of the service routine (and is later used to save the program counter values), and
- A dedicated register, FLAGS', saves the contents of the FLAGS register when a fast interrupt occurs.

NOTE

For the S3C8444 microcontroller, the service routine for any interrupt level whose pending condition is cleared by software can be designated as a fast interrupt. Interrupts in levels IRQ1 and IRQ3 cannot be serviced as fast interrupts. Although the timer A overflow interrupt, which is level IRQ1, is cleared by software, the other two IRQ1 interrupts, the PWM counter interrupt and the capture data input interrupt, are automatically cleared by hardware. For this reason, none of the interrupts in this level can be selected as fast interrupts.

Procedure for Initiating Fast Interrupts

To initiate fast interrupt processing, follow these steps:

1. Load the start address of the service routine into the instruction pointer.
2. Load the level number into the fast interrupt select field.
3. Write a "1" to the fast interrupt enable bit in the SYM register.

Fast Interrupt Service Routine

When an interrupt occurs in the level selected for fast interrupt processing, the following events occur:

1. The contents of the instruction pointer and the PC are swapped.
2. The FLAG register values are written to the dedicated FLAGS' register.
3. The fast interrupt status bit in the FLAGS register is set.
4. The interrupt is serviced.
5. Assuming that the fast interrupt status bit is set, when the fast interrupt service routine ends, the instruction pointer and PC values are swapped back.
6. The content of FLAGS' (FLAGS prime) is copied automatically back into the FLAGS register.
7. The fast interrupt status bit in FLAGS is cleared automatically.

Programming Guidelines

Remember that the only way to enable or disable a fast interrupt is to set or clear the fast interrupt enable bit in the SYM register (SYM.1), respectively. Executing an EI or DI instruction affects only normal interrupt processing.

Also, if you use fast interrupts, remember to load the IP with a new start address when the fast interrupt service routine ends.

 **PROGRAMMING TIP — Setting Up the Interrupt Control Structure**

This example shows you how to enable interrupts for select interrupt sources, disable interrupt for other sources, and to set interrupt priorities for the S3C8444. The sample program does the following:

- Enable interrupts for port 4 pins P4.4–P4.7, and for timer A and timer C overflows
- Disable timer B, timer D, UART, P3.0–P3.3, P4.0–P4.3, PWM, and capture input interrupts
- Set interrupt priorities as P4.4–P4.7 > timer A > timer C

```

START
.
.
.
DI           ; Disable interrupt processing
LD  TBINT,#02H ; Disable timer B overflow interrupt
LD  IMR,#8AH  ; Select levels IRQ1, IRQ3, and IRQ7
LD  IPR,#82H  ; Priorities are IRQ7 > IRQ1 > IRQ3
LD  TADATA,#0FH
LD  T0CON,#86H ; Enable timer A overflow interrupt
LD  TCH,#0H
LD  TCL,#0H
LD  T1CON,#35H ; Select normal baud rate, enable timer C interrupt
LD  T1MOD,#31H ; Disable timer D, set timer C to 16-bit timer mode
LD  P4CONH,#55H ; Select input mode with rising edge interrupts
LD  P4PND,#0FFH ; Reset all port 4 interrupt pending values
LD  P4INT,#0F0H  ; Enable external interrupts at P4.4–P4.7
                 ; (Other interrupts are disabled automatically by a reset)
.
.
.
EI           ; Enable interrupts

```

Assuming interrupt sources and priorities have been set by the above instruction sequence, it would be possible to select interrupt level 1, 3, or 7 for fast interrupt processing. The following instructions enable fast interrupts for level 7 (IRQ7):

```

DI           ; Disable interrupts
LDW  IPH,#3000H ; Load the service routine address for IRQ7
LD  SYM,#1EH   ; Enable fast interrupt processing
EI           ; Enable interrupts

```

Oscillator Circuits

RESET and Power-Down

I/O Ports

Timer Module 0

Timer Module 1

Serial Port (UART)

PWM and Capture

A/D Converter

External Interface

Electrical Data

Mechanical Data

Development Tools

7 OSCILLATOR CIRCUITS

OVERVIEW

The S3C8444 microcontroller's single external crystal oscillation source provides a maximum 25 MHz clock for the CPU. The X_{IN} and X_{OUT} pins connect the external oscillation source to the on-chip clock circuit.

Although you can use an external ceramic resonator as an oscillation source for the CPU clock, it is not recommended because the highest possible clock resolution is required for optimal performance.

MAIN OSCILLATOR CIRCUIT

The main oscillator circuit generates the CPU clock signal. To increase processing speed and to reduce noise levels, non-divided logic has been implemented for the main clock circuit. Non-divided clock operation is fast, but it requires a very high resolution waveform (square signal edges) in order for the CPU to efficiently process logic operations.




Figure 7–1. Main Oscillator Circuit (With External Crystal or Resonator)

CLOCK STATUS DURING POWER-DOWN MODES

The two power-down modes, Stop mode and Idle mode, affect system clock oscillation as follows: During Stop mode, the main oscillator is stopped, but contents of the internal register file and special function registers are retained. Stop mode is ended, and clock oscillation re-started, by a reset operation.

In Idle mode, the internal clock signal is gated to the CPU, but not to the interrupts, timers, and serial port functions. CPU status is preserved, including stack pointer, program counter, and flags, and data contained in the internal register file is retained. Idle mode can be terminated either by an interrupt or by RESET.

8

RESET and POWER-DOWN

RESET

A reset overrides all other operating conditions and puts the S3C8444 into a known state. A reset is initiated by holding the signal at the RESET pin to low level for at least 22 CPU clocks. The RESET signal is input through a Schmitt trigger circuit and is then synchronized with the CPU clock. The following events occur during a reset operation:

- All interrupts are disabled.
- Ports 0–5 are set to input mode.
- Peripheral control and data registers are disabled and reset to their initial control values.
- The program counter is loaded with the ROM's reset address, 0020H.
- Eight clocks after RESET returns high, the instruction is fetched from ROM location 0020H and executed.

For power-up, the RESET input must be held low for about 20 milliseconds after the power supply comes within tolerance. This allows enough time for internal CPU clock oscillation to stabilize.

S3C8444 RESET OPERATION (ROM-LESS MODE)

The S3C8444 microcontroller can be configured as a ROM-less device by applying a constant 5 V current to the EA pin. Assuming the EA pin is held at high level (5 V input) prior to a RESET, the reset operation initiates ROM-less operating mode and the external interface is automatically configured by firmware, as follows:

- Port 0, 1 and 2 pins are automatically configured for external interface operation.

Figure 8-1 shows the timing of the address and data strobes when a RESET occurs during ROM-less operation.




Figure 8-1. RESET Timing for External Interface (ROM-less Mode)

REGISTER INITIALIZATION VALUES FOLLOWING RESET

Table 8-1 lists the values for S3C8444 CPU and system registers, peripheral control registers, and peripheral data registers following a reset operation in normal operating mode.

Table 8-2 shows the hardware reset values for external interface control registers when the S3C8444 is configured for ROM-less operation (that is, when 5 V is applied at the EA pin). The following notation is used to represent specific reset values:

- A "1" or a "0" shows the reset bit value as logic one or logic zero.
- An 'x' means that the bit value is undefined after a reset.
- A dash ('-') means that the bit is either not used or not mapped.

Table 8-1. Set 1 Register Values After RESET

Register Name	Mnemonic	Address		Bit Values After RESET							
		Dec	Hex	7	6	5	4	3	2	1	0
Timer C Data Register (High Byte)	TCH	R208	D0H	x	x	x	x	x	x	x	x
Timer C Data Register (Low Byte)	TCL	R209	D1H	x	x	x	x	x	x	x	x
Timer D Data Register (High Byte)	TDH	R210	D2H	x	x	x	x	x	x	x	x
Timer D Data Register (Low Byte)	TDL	R211	D3H	x	x	x	x	x	x	x	x
Port 4 Interrupt Pending Register	P4PND	R212	D4H	0	0	0	0	0	0	0	0
System Flags Register	FLAGS	R213	D5H	x	x	x	x	x	x	0	0
Register Pointer 0	RP0	R214	D6H	1	1	0	0	0	0	0	0
Register Pointer 1	RP1	R215	D7H	1	1	0	0	1	0	0	0
Stack Pointer (High Byte)	SPH	R216	D8H	x	x	x	x	x	x	x	x
Stack Pointer (Low Byte)	SPL	R217	D9H	x	x	x	x	x	x	x	x
Instruction Pointer (High Byte)	IPH	R218	DAH	x	x	x	x	x	x	x	x
Instruction Pointer (Low Byte)	IPL	R219	DBH	x	x	x	x	x	x	x	x
Interrupt Request Register	IRQ	R220	DCH	0	0	0	0	0	0	0	0
Interrupt Mask Register	IMR	R221	DDH	x	x	x	x	x	x	x	x
System Mode Register	SYM	R222	DEH	0	-	-	x	x	x	0	0
Register Page Pointer	PP	R223	DFH	-	-	-	-	-	-	0	0

Table 8-2. Set 1, Bank 0 Register Values After RESET

Register Name	Mnemonic	Address		Bit Values After RESET							
		Dec	Hex	7	6	5	4	3	2	1	0
Port 0 Data Register	P0	R224	E0H	0	0	0	0	0	0	0	0
Port 1 Data Register	P1	R225	E1H	0	0	0	0	0	0	0	0
Port 2 Data Register	P2	R226	E2H	0	0	0	0	0	0	0	0
Port 3 Data Register	P3	R227	E3H	0	0	0	0	0	0	0	0
Port 4 Data Register	P4	R228	E4H	0	0	0	0	0	0	0	0
Port 5 Data Register	P5	R229	E5H	0	0	0	0	0	0	0	0
Port 6 Data Register	P6	R230	E6H	1	1	1	1	1	1	1	1
Serial I/O Shift Register	SIO	R233	E9H	x	x	x	x	x	x	x	x
Serial I/O Control Register	SIOCON	R234	EAH	0	0	0	0	0	0	0	0
Serial I/O Interrupt Pending Register	SIOPND	R235	EBH	-	-	-	-	-	-	0	0
Timer A Data Register	TADATA	R236	ECH	0	0	0	0	0	0	0	0
Timer B Data Register	TBDATA	R237	EDH	0	0	0	0	0	0	0	0
Timer Module 0 Control Register	T0CON	R238	EEH	0	0	0	0	0	0	0	0
Timer B Control Register	TBCON	R239	EFH	-	-	-	-	-	0	0	0
Port 0 Control Register	P0CON	R240	F0H	0	0	0	0	0	0	0	0
Port 1 Control Register	P1CON	R241	F1H	0	0	0	0	0	0	0	0
Port 2 Control Register (High Byte)	P2CONH	R242	F2H	0	0	0	0	0	0	0	0
Port 2 Control Register (Low Byte)	P2CONL	R243	F3H	0	0	0	0	0	0	0	0
Port 3 Control Register (High Byte)	P3CONH	R244	F4H	0	0	0	0	0	0	0	0
Port 2 Control Register (Low Byte)	P3CONL	R245	F5H	0	0	0	0	0	0	0	0
Port 4 Control Register (High Byte)	P4CONH	R246	F6H	0	0	0	0	0	0	0	0
Port 4 Control Register (Low Byte)	P4CONL	R247	F7H	0	0	0	0	0	0	0	0
Port 5 Control Register	P5CON	R248	F8H	0	0	0	0	0	0	0	0
Port 4 Interrupt Enable Register	P4INT	R249	F9H	0	0	0	0	0	0	0	0
Timer Module 1 Control Register	T1CON	R250	FAH	0	0	0	0	0	0	0	0
Timer Module 1 Mode Register	T1MOD	R251	FBH	0	0	0	0	0	0	0	0

Table 8-2. Set 1, Bank 0 Register Values After RESET (Continued)

Register Name	Mnemonic	Address		Bit Values After RESET							
		Dec	Hex	7	6	5	4	3	2	1	0
Port 3 Interrupt Enable Register	P3INT	R252	FCH	0	0	0	0	0	0	0	0
Port 3 Interrupt Pending Register	P3PND	R253	FDH	0	0	0	0	0	0	0	0
External Memory Timing Register	EMT	R254	FEH	0	1	1	1	1	1	0	—
Interrupt Priority Register	IPR	R255	FFH	x	x	x	x	x	x	x	x
A/D Converter Input Register	ADIN	R249	F9H	0	0	0	0	0	0	0	0
A/D Converter Output Register	ADOUT	R250	FAH	x	x	x	x	x	x	x	x
A/D Converter Control Register	ADCON	R251	FBH	0	0	0	0	1	—	—	—
PWM Module Control Register	PWMCON	R252	FCH	0	0	0	0	0	0	0	0
PWM1 Data Register	PWM1	R253	FDH	0	0	0	0	0	0	0	0
PWM0 Data Register	PWM0	R254	FEH	0	0	0	0	0	0	0	0
PWM Capture Register	PWMCAP	R255	FFH	0	0	0	0	0	0	0	0




Figure 8–2. Stop and Idle Mode Function Diagram

IDLE MODE

The instruction IDLE (opcode 6FH) invokes Idle mode. In Idle mode, the CPU "sleeps" while select peripherals remain active: For the S3C8444, these peripherals are the PWM module, serial I/O port, timers A and B, timers C and D and external interrupt logic.

The CPU does this by holding the internal clock signal (CLK) high while toggling the Idle mode clock (CLKID) high and low. During Idle mode, the contents of system registers, control registers, and data registers are retained. Port pins retain the mode (input or output) they had at the time Idle mode was entered.

There are two ways to end Idle mode once it has been started:

1. Activate any enabled interrupt, causing a hardware release of Idle mode. The interrupt will then be serviced. Following the IRET from the service routine, the instruction immediately following the one which originally initiated Idle mode will be executed.

If you use an interrupt request, the interrupt settings in the IMR register and the interrupt enable/disable bit value should be correct so that the CPU can respond correctly to the interrupt and "wake up." An enabled externally-generated interrupt, the timer B non-maskable interrupt, or a fast interrupt (for valid interrupt levels only) may also be used to end Idle mode.

2. Execute an external reset. Since the clock oscillator is still running, the reset operation is completed by hardware. If interrupts are masked, a hardware reset is the only way to end Idle mode.

STOP MODE

The instruction STOP (opcode 7FH) invokes Stop mode. In Stop mode, both the CPU and its peripherals are "put to sleep": the on-chip main oscillator is stopped and both the internal clock signal (CLK) and the power-down clock signal (CLKID) are held high.

The supply current is reduced to less than 20 μ A. When the clock freezes, all system functions stop; data stored in the internal register file and in peripheral control and data registers are retained.

The only way to exit Stop mode is by executing a hardware reset. RESET must be held low for at least 22 clock cycles. The reset operation resets all system and peripheral registers to their default values; data in the register file remains unchanged. When RESET is released and goes high, the processor restarts the program from ROM vector address 0020H.

 **PROGRAMMING TIP — Sample S3C8444 Initialization Routine**

The following sample program is an example of how to make the initial program settings for the S3C8444 address space, interrupt vectors, and peripheral functions. The program comments guide you through the necessary steps:

```
; << Base Number Setting >>
        DECIMAL

; << User Equation Define >>
        INCLUDE    C: EQU.TBL

; Reference label vector area: 000H–00FFH
        ORG        0000H

; << Reset Vector >>
        ORG        0020H
        JP         t,INITIAL

; 0023H–00B7H: Reserved

; << Interrupt Vector Addresses >>
        ORG        00B8H

VECTOR    PWMOV_int           ; IRQ1
VECTOR    PWMCAP_int          ; IRQ1
; 00BCH–00BDH: Reserved

VECTOR    ORG        00BEH
VECTOR    TA_int              ; IRQ1

; 00C0H–00D7H: Reserved

        ORG        00D8H

VECTOR    EXT40_int           ; IRQ5
VECTOR    EXT41_int           ; IRQ6
VECTOR    EXT42_int           ; IRQ6
VECTOR    EXT43_int           ; IRQ6
VECTOR    EXT44_int           ; IRQ7
VECTOR    EXT45_int           ; IRQ7
VECTOR    EXT46_int           ; IRQ7
VECTOR    EXT47_int           ; IRQ7
```

(Continued on next page)

 **PROGRAMMING TIP — Sample S3C8444 Initialization Routine (Continued)**

```
        ORG      00E8H

VECTOR  EXT30_int           ; IRQ4
VECTOR  EXT31_int           ; IRQ4
VECTOR  EXT32_33_int        ; IRQ4

        ORG      00F0H

VECTOR  SIOINT_R            ; IRQ3
VECTOR  SIOINT_T            ; IRQ3
VECTOR  TC_int              ; IRQ3
VECTOR  TD_int              ; IRQ3

;      00F8H-00FDH: Reserved

        ORG      00FEH

VECTOR  TB_int              ; IRQ0

;      << System and Peripheral Initialization >>

        ORG      0100H

INITIAL: DI
        LD      PP,#00           ; Clear page pointer register
        SB0              ; Select bank 0

;      < System register setting >

        LD      SYM,#00000000B    ; Fast, global interrupt disable
        LD      EMT,#00000000B    ; No wait / internal stack area select
        LD      SPL,#00H          ; Stack pointer low byte to zero
```

(Continued on next page)

 **PROGRAMMING TIP — Sample S3C8444 Initialization Routine (Continued)**

```

; < Port 0 setting >
LD      P0CON,#11111111B ; Port0 for External I/F

; < Port 1 setting >
LD      P1CON,#11111111B ; Port1 for External I/F

; < Port 2 setting >
LD      P2CONL,#11111111B ; P2.0 –P2.3 External I/F control signal
LD      P2CONH,#01101111B ; P2.4 –P2.5 External I/F control signal
; P2.6 output mode
; P2.7 input mode

; < Port 3 setting >
LD      P3CONL,#10101010B ; P3.0–P3.7 input mode with pull-up
LD      P3CONH,#10101010B
LD      P3INT,#00H          ; Disable all port 3 interrupts

; < Port 4 setting >
LD      P4CONL,#00000000B ; P4.0–P4.3 input mode
LD      P4CONH,#11111111B ; P4.4–P4.7 output, push-pull
LD      P4INT,#00H          ; All P4 interrupts disabled

; < Port 5 setting >
LD      P5CON,#11H          ; Output, push-pull

; < Port 6 is always n-channel, open-drain, output mode >

; < Timer A >
LD      TADATA,#17H          ; CPU clock divided by 18
LD      T0CON,#00000110B      ; If CPU clock = 11.0592 MHz
; CPU clock / 1024 /18 → 1.66 ms
; Interval mode
; Interrupt enable

; < Timer B >
LD      TBINT,#02H          ; Disable timer B interrupt

; < Timer C >                ; 16-bit free-running timer, no interrupt

```

(Continued on next page)

 **PROGRAMMING TIP — Sample S3C8444 Initialization Routine (Continued)**

```

;      < Timer D >                                ; SIO baud rate generator
;      ; 9600 BPS if CPU clock = 11.0592 MHz
LD      TDL,#0FAH      ; Start value
LD      TDH,#0FAH      ; Auto-reload value
;      ; FA = 9600 BPS
;      ; F4 = 4800 BPS

LD      T1CON,#00110011B   ; Normal baud rate
;      ; Timer C, D pending bit clear
;      ; Timer C, D interrupt disable
;      ; Timer C, D run enable

LD      T1MOD,#00100000B   ; Timer C, D gate function disable
;      ; Timer C and D clock is CPU clock /6
;      ; Timer C → 16-bit timer mode
;      ; Timer D → Auto-reload mode

;      < SIO(UART) >                                ; Mode 1, 8-bit UART, variable baud rate
LD      SIOCON,#01010010B   ; Multi-bit clear
;      ; Receive enable
;      ; Tx 9th bit = "0"
;      ; Rx 9th bit = "0"
;      ; Receive interrupt enable
;      ; Transmit interrupt disable

LD      SIOPND,#03        ; Pending bit clear

;      << Register Initialization >>

      SRP      #0C0H

;      < Clear all data registers 00H–0FFH in page 0 >

RAMCLR: LD      R0,#0FFH
        CLR     @R0
        DJNZ    R0,RAMCLR

;      < Initialize other registers >

      .
      .
      .
EI      ; Must be executed in this position
      ; before external interrupt is executed

```

(Continued on next page)

 **PROGRAMMING TIP — Sample S3C8444 Initialization Routine (Continued)**

; << Main Loop >>

```
MAIN:    NOP          ; Start main loop
        .
        .
        .
        .
        CALL      KEY_SCAN
        .
        .
        .
        .
        CALL      LED_DISPLAY
        .
        .
        .
        .
        CALL      JOB
        .
        .
        .
        .
        JR       t,MAIN
```

; < Subroutine 1 >

```
KEY_SCAN: NOP
        .
        .
        .
        .
        RET
```

; < Subroutine 2 >

```
LED_DISPLAY: NOP
        .
        .
        .
        .
        RET
```

; < Subroutine 3 >

```
JOB:     NOP
        .
        .
        .
        .
        RET
```

(Continued on next page)

 **PROGRAMMING TIP — Sample S3C8444 Initialization Routine (Continued)**

; << Interrupt Service Routine >>

```
TA_int:    PUSH      RP0
           PUSH      RP1
           SRP       #TA_REG           ; TA_REG = 30H
           .
           .
           .
           LD        T0CON,#00000110B   ; Pending bit clear
           POP       RP1
           POP       RP0
           IRET
```

; << Other Interrupt Vectors >>

```
EXT30_int:
EXT31_int:
EXT32_33_int:
           LD        P3PND,#0FH
           IRET
```

```
EXT40_int:
EXT41_int:
EXT42_int:
EXT43_int:
EXT44_int:
EXT45_int:
EXT46_int:
EXT47_int:
           LD        P4PND,#0FFH
           IRET
```

```
SIOint_R:
SIOint_T:
           LD        SIOPND,#03H
           IRET
```

```
TC_int:
TD_int:
           LD        T1CON,#00110011B
           IRET
```

(Continued on next page)

 **PROGRAMMING TIP — Sample S3C8444 Initialization Routine (Continued)**

TB_int:

```
LD      TBINT,#02H
IRET
```

```
END
```

9 I/O PORTS

OVERVIEW

Of the 80 pins in the S3C8444's QFP package, 64 pins are used for I/O. There are eight ports:

- Six 8-bit I/O ports (port 0 through port 5)
- One 8-bit open-drain output port (port 6)
- One 8-bit input port (ADC0-ADC7, P7.0-7.7)

Each port can be easily configured by software to meet various system configuration and design requirements. The CPU accesses I/O ports by directly writing or reading port register addresses. For this reason, special I/O instructions are not needed.

You can configure ports 0, 1, and 2 as address/data and bus signal lines for the device's external interface. The 8-bit input port can be used as analog inputs for the A/D converter module, or as general input port 7.

Table 9–1. S3C8444 Port Configuration Overview

Port	Configuration Options	Programmability
0	General I/O port; can be configured as external address lines A8-A15 for the external interface.	Nibble programmable
1	General I/O port; can be configured as multiplexed address/data lines AD0-AD7 for the external interface.	Nibble programmable
2	General I/O port; lower nibble pins (P2.0-P2.5) can be used alternately as bus signal lines for the external interface; P2.6 and P2.7 can be configured as timer module 0 (timer A and timer B) outputs.	Bit programmable
3	General I/O port; lower nibble pins (P3.0-P3.3) can be used alternately as inputs for timer module 1 or as external interrupt inputs INT0-INT3; the upper nibble pins P3.4 and P3.5 are for general I/O only; P3.6 can be configured as a capture input for the PWM module; P3.7 can be used for external device WAIT signal input.	Bit programmable
4	General I/O port; can alternately serve as external interrupt inputs INT4-INT11	Bit programmable
5	General I/O port	Nibble programmable
6	N-channel, open-drain output with high-current capability	Output mode only
7	Analog input channels ADC0-ADC7; alternately, general input port	Bit programmable




Figure 9–1. S3C8444 Port Pin Arrangement

PORT DATA REGISTERS

All six port data registers have the identical structure shown in Figure 9-2 below. The following section of the S3C8444 Register Map (Table 9-2) gives you a summary of the data register locations:

Table 9-2. Port Data Register Summary

Register Name	Mnemonic	Decimal	Hex	R/W
Port 0 Data Register	P0	R224	E0H	R/W
Port 1 Data Register	P1	R225	E1H	R/W
Port 2 Data Register	P2	R226	E2H	R/W
Port 3 Data Register	P3	R227	E3H	R/W
Port 4 Data Register	P4	R228	E4H	R/W
Port 5 Data Register	P5	R229	E5H	R/W
Port 6 Data Register	P6	R230	E6H	R/W

NOTE: All S3C8444 port data registers are located in set 1, bank 0.




Figure 9-2. Port Data Register Structure

PORT 0

Port 0 pins P0.0 - P0.7 can be configured on a nibble basis for general data input or output. When configured as outputs, the pins in each nibble may optionally be set to open-drain. You can alternately configure port 0 as additional address lines (A8 - A15) for the external peripheral interface. It is possible to configure the lower nibble as external interface address lines A8 - A11, and to use the upper nibble pins for general I/O.

To access port 0, you write or read the port 0 data register, P0 (R224, E0H) in set 1, bank 0. The port 0 data register cannot be written, however, when port 0 bits are configured as address lines for the external interface: writes have no effect and reads only return the state of the pin.

The port 0 control register, P0CON (R240, F0H, set 1, bank 0), controls the direction of the I/O lines and allows optional selection of a pull-up resistor in input mode, and open-drain, push-pull, or pull-up selection for outputs. The P0CON setting '1xxxB' for each nibble configures the pins as external interface lines. Bits 4-7 control the upper nibble pins, P0.4-P0.7, and bits 0-3 control the lower nibble pins, P0.0-P0.3.

In normal operating mode (that is, when the state of the EA pin is low) a reset operation clears all P0CON register values to "0". If you want to configure an external memory area in addition to the 4-KB on-chip mask ROM, you can use your initialization routine to set the P0CON value to '1xxx1xxxB'. This setting correctly configures address lines A8-A11 (lower nibble) and A12-A15 (upper nibble).

In ROM-less operating mode (when the state of the EA pin is high), a reset operation automatically configures P0.0-P0.7 as address lines A8-A15 of the external peripheral interface. Physically, P0CON is reset to its normal initialization value, 00H. Logically, the reset automatically configures port 0 to external interface mode (assuming that 5 V is being input at the EA pin).

I/O PORT 0 CONTROL REGISTER (P0CON)														
R240, F0H, Set 1, Bank 0, R/W														
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB					
Upper nibble port configuration					Lower nibble port configuration									
7 (3) 6 (2) 5 (1) 4 (0)				Port Mode Selection										
0	0	x	0	Input, Schmitt trigger										
0	1	x	0	Input, Schmitt trigger, pull-up										
0	0	0	1	Output, push-pull										
0	0	1	1	Output, open-drain										
0	1	1	1	Output, open-drain, pull-up										
1	x	x	x	External interface (A8-15)										

('x' means don't care.)

Figure 9-3. Port 0 Control Register (P0CON)

POR T1

Port 1 is basically identical to port 0, except that its alternate use is as multiplexed address/data lines for the external interface. (Port 0 can alternately be configured as additional address lines A8-A15.)

Port 1 pins P1.0-P1.7 can be configured on a nibble basis for general data input or output. When configured as outputs, the pins in each nibble may optionally be set to open-drain. You can alternately configure port 0 as additional address/data lines (AD0-AD7) for the external peripheral interface.

To access port 1, you write or read the port 1 data register, P1 (R225, E1H) in set 1, bank 0. The port 1 data register cannot be written, however, when port 1 bits are configured as address lines for the external interface: writes have no effect and reads only return the state of the pin.

The port 1 control register, P1CON (R241, F1H, set 1, bank 0), controls the direction of the I/O lines and allows optional selection of a pull-up resistor in input mode, and open-drain, push-pull, or pull-up selection for outputs. The P1CON setting '1xxxB' for each nibble configures the pins as external interface lines. Bits 4-7 control the upper nibble pins, P1.4-P1.7, and bits 0-3 control the lower nibble pins, P1.0-P1.3.

In normal operating mode (that is, when the state of the EA pin is low) a reset operation clears all P0CON register values to "0". If you want to configure an external memory area in addition to the 4-KB on-chip mask ROM, you can use your initialization routine to set the P0CON value to '1xxx1xxxB'. This setting correctly configures address/data lines AD0-AD7.

In ROM-less operating mode (when the state of the EA pin is high), a reset operation automatically configures high-nibble and low-nibble lines of port 1 (P1.0-P1.7) as address/data lines AD0-AD7 of the external peripheral interface. Physically, P1CON is reset to its normal initialization value, 00H. Logically, the reset automatically configures port 1 to external interface mode (assuming that 5 V is being input at the EA pin).

I/O PORT 1 CONTROL REGISTER (P1CON)													
R241, F1H, Set 1, Bank 0, R/W													
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB				
	Upper nibble port configuration					Lower nibble port configuration							
	7 (3) 6 (2) 5 (1) 4 (0)				Port Mode Selection								
	0	0	x	0	Input, Schmitt trigger								
	0	1	x	0	Input, Schmitt trigger, pull-up								
	0	0	0	1	Output, push-pull								
	0	0	1	1	Output, open-drain								
	0	1	1	1	Output, open-drain, pull-up								
	1	x	x	x	External interface (AD0-AD7)								
('x' means don't care.)													

Figure 9-4 . Port1 Control Register (P1CON)

PORT 2

Port 2 is an 8-bit I/O port with individually configurable pins. It is accessed directly by writing or reading the port 2 data register, P2 (R226, E2H) in set 1, bank 0. You can use port 2 for general I/O, or for the following alternative functions:

- P2.0-P2.5 can be configured as multiplexed external interface bus control lines for the DM (data memory), PM(program memory), MR(memory read), MW(memory write), DS (data strobe), and AS (address strobe) signals.
- P2.6 and P2.7 can be configured, respectively, as timer A and timer B output

The special functions that you can program using the port 2 high byte control register (timers A and B) must also be enabled in the associated peripheral. Also, when using port 2 pins for functions other than general I/O, you must still set the corresponding port 2 control register value to configure each bit to input or output mode.

PORT 2 CONTROL REGISTERS

Two 8-bit control registers are used to configure port 2 pins: P2CONH (F2H, set 1, bank 0) for pins P2.4-P2.7 and P2CONL (F3H, set 1, bank 0) for pins P2.0-P2.3. Each byte contains four bit-pairs and each bit-pair configures one port 2 pin. The P2CONH and P2CONL registers also control the alternative functions described above.

Port 2 High-Byte Control Register (P2CONH)

Four bit-pairs in the port 2 control register (P2CON) configure port 2 pins P2.4–P2.7 to Schmitt trigger input or push-pull output mode. In addition, you can select alternate functions for P2.6–P2.7.

Table 9–3. Port Data Register Summary

P2CON Bit-Pair	Corresponding Port 2 Pin	Alternate Pin Function
Bits 0 and 1	P2.4	Memory Read(MR)
Bits 2 and 3	P2.5	Program Memory (PM)
Bits 4 and 5	P2.6	Timer A output function (TA)
Bits 6 and 7	P2.7	Timer B output function (TB)


Port 2 Low-Byte Control Register (P2CONL)

The low-byte port 2 pins, P2.0-P2.3, can be configured individually as Schmitt trigger inputs or as push-pull outputs. You can alternately configure these pins as multiplexed bus control signal lines for the external interface. To select the bus signal function, you must set the appropriate bit-pairs to '11B'.

Table 9–4. Port Data Register Summary

P2CON Bit-Pair	Corresponding Port 2 Pin	Alternate Pin Function
Bits 0 and 1	P2.0	Address strobe (AS)
Bits 2 and 3	P2.1	Data strobe (DS)
Bits 4 and 5	P2.2	Memory Write (MW)
Bits 6 and 7	P2.3	Data memory (DM)

POR T 2 CONTROL REGISTER, HIGH BYTE(P2CONH)
R242, F2H, Set 1, Bank 0, R/W




P2CONH Bit-Pair Pin Configuration Settings:

0x	Schmitt trigger input mode
10	Push-pull output mode
11	Select alternative function

('x' means don't care.)

Figure 9–5. Port 2 High-Byte Control Register (P2CONH)

PORT 2 CONTROL REGISTER, LOW BYTE(P2CONL)
R243, F3H, Set 1, Bank 0, R/W



P2CONL Bit-Pair Pin Configuration Settings:

0x	Schmitt trigger input mode
10	Push-pull output mode
11	External memory interface line

('x' means don't care.)

Figure 9-6. Port2 Low-Byte Control Register (P2CONL)

POR T2 OPERATION IN NORMAL AND ROM-LESS MODES

In normal operating mode, a reset clears P2CONL and P2CONH register settings to logic zero. This configures all port 2 pins to normal Schmitt trigger input mode. If you use configure an external memory area in addition to the 4-KB on-chip masked ROM, you must use the initialization routine to set all of the P2CONL register values to logic one to configure the bus signal lines.

In ROM-less operating mode, a reset operation sets the P2CONL and P2CONH registers, as follows:

- P2CONH (P2.4-P2.7) is *automatically* set to 0FH, configuring the P2.6-7 pins to Schmitt trigger input mode and P2.4-5 pins to control signal lines for the external interface.
- P2CONL (P2.0-P2.3) is *automatically* set to FFH, configuring the low byte pins as control signal lines for the external interface.

When ROM-less mode is used, control of P2CONL and P2CONH register values are automatically passed to the external interface control logic after the reset. You should not modify these values. Unintentional modification of the P2CONL/P2CONH register during ROM-less operation may disable the external interface.

POR T 3

Port 3 is an 8-bit I/O port with individually configurable pins. Port 3 pins can be used for general I/O, or for the following alternative input mode functions (except for P3.4 and P3.5, which are for general I/O only):

- Pins P3.0 and P3.1 can be used as clock inputs to timer/counters C and D. The share pin names are TCCK and TDCK, respectively.
- Pins P3.2 and P3.3 can be configured as gate signal inputs for timer C and timer D (TCG and TDG, respectively)
- The lower nibble port 3 pins (P3.0–P3.3) can also serve as external interrupt inputs INT0–INT3, respectively
- P3.6 can be used as a capture data input pin for the PWM module (CAP)
- P3.7 can be used as a WAIT signal input line for the external interface (WAIT)

Port 3 is accessed directly by writing or reading the port 3 data register, P3 (R227, E3H) in set 1, bank 0. Each bit is configured for either

Schmitt trigger input or push-pull output. If you configure a port 3 pin to input mode, the alternative input function is also configured. To enable the special function, however, the corresponding enable bit must also be set in the respective peripheral control register.

The special I/O functions you can configure using the port 3 control registers — WAIT, CAP, TDG, TCG, TDCK and TCCK — must also be enabled in the associated peripheral device. When you use port 3 pins for functions other than general I/O, remember that the port 3 control registers must still written to specify which pins are set to input mode and which to output mode.

POR T3 CONTROL REGISTERS

Two 8-bit control registers are used to configure port 3 pins: P3CONH (R244, F4H, set 1, bank 0) for pins P3.4–P3.7 and P3CONL (R245, F5H, set 1, bank 0) for pins P3.0–P3.3. Each byte contains four bit-pairs; each bit-pair configures a specific port 3 pin. In addition to the basic port 3 I/O configuration options, the P3CONH and P3CONL registers are used to configure the various alternative function settings described above.

Port 3 High-Byte Control Register (P3CONH)

A reset operation clears the P3CONH register to '00H'. This configures all high byte pins (P3.4–P3.7) to normal Schmitt-trigger input mode. It also configures the WAIT and CAP input functions at P3.7 and P3.6, respectively. To configure individual pins as normal push-pull outputs, you must set the appropriate P3CONH bit-pair values to '11B'.

To enable the WAIT function for P3.7, you must first set bit 7 in the external memory timing register, EMT (FEH, set 1, bank 0), to "1". To enable the CAP function for P3.6, you must first set bit-pair 0/1 in the PWMCON register (FCH, set 1, bank 1) to any of the three capture enable modes. A reset sets this PWMCON bit-pair to '00B', disabling the capture function.

PORT 3 CONTROL REGISTER, HIGH BYTE (P3CONH) R244, F4H, Set 1, Bank 0, R/W									
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB


Port 3 Low-Byte Control Register (P3CONL)

A reset operation clears all P3CONL register values to 00H. This configures all low byte pins (P3.0–P3.3) to Schmitt-trigger input mode with falling-edge interrupts.

It also configures the TCCK, TDCK, TCG, and TDG functions at P3.0–P3.3, respectively.

By setting bit-pair values in the P3CONL register to '11B', you can also configure individual pins as normal push-pull outputs.

If you intend to use the alternative timer module 1 functions of the port lower nibble pins, you must enable the function by setting the appropriate control bits in the peripheral control register T1MOD (FBH, set 1, bank 0).



P3CONL Bit-Pair Pin Configuration Settings:

00	Schmitt trigger input, falling-edge interrupt
01	Schmitt trigger input, rising-edge interrupt
10	Schmitt trigger input, falling-edge interrupt, pull-up
11	Push-pull output

NOTES:

1. The alternate function for pins P3.3–P3.0 is configured by any one of the three input mode selections.
2. To enable an alternate timer module 1 input function, you must first make the appropriate settings in the T1MOD register.

Figure 9–8. Port 3 Low-Byte Control Register (P3CONL)

Port 3 Interrupt Enable and Pending Registers

Figures 9–9 and 9–10 show the control settings for the port 3 interrupt enable register P3INT and the port 3 interrupt pending register P3PND. Please note that the upper byte (bits 4–7) is not mapped. See also the detailed port 3 register descriptions in Section 4, "Control Registers."




Figure 9–9. Port 3 Interrupt Enable Register (P3INT)




Figure 9–10. Port 3 Interrupt Pending Register (P3PND)

PORT 4

Port 4 can serve either as a general-purpose 8-bit I/O port or its pins can be configured individually as external interrupt inputs. All inputs are Schmitt-triggered. Port 4 is accessed directly by writing or reading the port 4 data register, P4 (R228, E4H) in set 1, bank 0.

PORT 4 CONTROL REGISTERS

The direction of each port pin is configured by bit-pair settings in two control registers: P4CONH (high byte, F6H, set 1, bank 0) and P4CONL (low byte, F7H, set 1, bank 0). P4CONH controls pins P4.0–P4.3 (pins 33–36) and P4CONL controls pins P4.4–P4.7 (pins 37–40). Both registers are read-write addressable using 1-bit or 8-bit instructions.

When output mode is selected, a push-pull circuit is automatically configured. In input mode, three interrupt trigger selections are available: falling edge, rising edge, and falling edge detection with pull-up resistor.

A reset clears all P4CONH and P4CONL bits to logic zero. This configures port 4 pins to Schmitt trigger input with falling-edge triggered interrupts.

Port 4 Interrupt Enable and Pending Registers (P4INT, P4PND)

To process external interrupts, two additional control registers are provided: the port 4 interrupt enable register, P4INT (R240, F9H, set 1, bank 0) and the port 4 interrupt pending register, P4PND (R212, D4H, set 1).

By setting bits in the port 4 interrupt enable register P4INT to "1", you can use specific port 4 pins to generate interrupt requests when specific signal edges are detected. The interrupt names INT4–INT11 correspond to pins P4.0–P4.7. After a reset, P4INT bits are cleared to '00H', disabling all external interrupts.

The port 4 interrupt pending register P4PND lets you check for interrupt pending conditions and clear the pending condition when the interrupt request has been serviced. Incoming interrupt requests are detected by polling the P4PND bit values.

When the interrupt enable bit of any port 4 pin is set to "1", a rising or falling signal edge at that pin generates an interrupt request. (Remember that the port 4 interrupt pins must first be configured by setting them to input mode in the corresponding P4CONH or P4CONL register).

The corresponding P4PND bit is then set to "1" and the IRQ pulse goes low to signal the CPU that an interrupt request is waiting.

When a port 4 interrupt request has been serviced, the application program must clear the appropriate interrupt pending register bit by writing a "1" to the correct pending bit in the P4PND register. Please note that writing a "0" value has no effect.

Since port 4 is not used for the external peripheral interface, it functions identically in normal operating mode and in ROM-less mode.




Figure 9–11. Port 4 High-Byte Control Register (P4CONH)




Figure 9–12. Port 4 Low-Byte Control Register (P4CONL)

PORT 4 INTERRUPT ENABLE REGISTER (P4INT)
R249, F9H, Set 1, Bank 0, R/W




Figure 9–13. Port 4 Interrupt Enable Register (P4INT)

PORT 4 INTERRUPT PENDING REGISTER (P4PND) R212, D4H, Set 1, R/W




Figure 9–14. Port 4 Interrupt Pending Register (P4PND)

PORT 5

Port 5 is a general-purpose 8-bit I/O port with nibble-programmable pins. Port 5 is accessed directly by writing or reading the port 5 data register, P5 (R229, E5H) in set 1, bank 0.

The port 5 control register, P5CON (R248, F8H), also located in set 1, bank 0, controls the direction of the I/O pins. P5CON settings lets you optionally configure a pull-up resistor in input mode, and select push-pull, open-drain, or open-drain with pull-up options for output mode.

Bits 0–3 of the P5CON register control the lower nibble pins (P5.0–P5.3) while bits 4–7 control the upper nibble configuration (P5.4–P5.7).

I/O PORT 5 CONTROL REGISTER (P5CON)														
R248, F8H, Set 1, Bank 0, R/W														
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB					
Upper nibble port configuration (P5.4–P5.7)					Lower nibble port configuration (P5.0–P5.3)									
7 (3)	6 (2)	5 (1)	4 (0)	Port Mode Selection										
x	0	x	0	Schmitt trigger input										
x	1	x	0	Schmitt trigger input, pull-up										
x	0	0	1	Output, push-pull										
x	0	1	1	Output, open-drain										
x	1	1	1	Output, open-drain, pull-up										

('x' means don't care.)

Figure 9–15. Port 5 Control Register (P5CON)

PORT 6

Port 6 is an n-channel, open-drain output port that is accessed directly by addressing the P6 data register at location E6H in set 1, bank 0. Since port 6 has no configuration options, it does not have a control register. Port 6 is designed to be used in high-voltage drive applications, and can withstand up to 9 V loads.

PORT 7

The 8-bit input port (pins 41, 43, 44, and 46–50) can be used either as analog inputs for the A/D converter module or as general input port pins P7.0–P7.7. Incoming port 7 data values are read directly from the A/D converter's

8-bit digital input register ADIN, located in set 1, bank 1 at address F9H.

+ PROGRAMMING TIP — Configuring S3C8444 Port Pins to Specification

This example shows how to configure S3C8444 I/O ports according to sample specifications. The program configures ports 0 through 6 as follows:

- Set P0 to external interface mode
- Set P1 to external interface mode
- Set P2.0–P2.5 to external interface mode
- Set P2.6 and P2.7 to input mode
- Set P3.0 to input mode
- Set P3.1–P3.7 to push-pull output mode
- Set P4.0–P4.4 to push-pull output mode
- Set P4.5 to input mode with rising-edge interrupts
- Set P4.6 to input mode with falling-edge interrupts
- Set P4.7 to input mode, falling-edge interrupts, push-pull
- Set P5.0–P5.7 to open-drain output mode with pull-up
- Port 6 is automatically set to output mode, open-drain type (there is no port 6 control register)

```

    .
    .
    .
LD      P0CON,#0FFH      ; P0.0–P0.7 ← external interface mode
LD      P1CON,#0FFH      ; P1.0–P1.7 ← external interface mode
LD      P2CONL,#0FFH     ; P2.0–P2.3 ← external interface mode
LD      P2CONH,#0FH      ; P2.4 and P2.5 ← external interface mode
                    ; P2.6 and P2.7 ← input mode
LD      P3CONH,#0FFH     ; P3.1–P3.7 ← output, push-pull
LD      P3CONL,#0FEH     ; P3.0 ← input, timer C clock input enable
LD      P3INT,#00H       ; Disable interrupts INT0–INT3
LD      P4CONH,#087H     ; P4.7 ← input, falling edge interrupt, pull-ups
LD      P4CONL,#0FFH     ; P4.6 ← input, falling edge interrupt
                    ; P4.5 ← input, rising edge interrupt
                    ; P4.0–P4.4 ← output, push-pull
LD      P5CON,#77H       ; P5.0–P5.7 ← output, open-drain, pull-ups
LD      P4PND,#0FFH     ; Reset all pending register bits for port 4 interrupts
LD      P4INT,#0E0H      ; Enable port 4 interrupts
    .
    .
    .

```

10 TIMER MODULE 0

OVERVIEW

The S3C8444 timer module 0 (T0) has two 8-bit timers, timer A and timer B. Each timer has an 8-bit counter register, an 8-bit data register, an 8-bit comparator, and a corresponding output pin. Two control registers, T0CON and TBCON, control timer module 0 operation. Timers A and B run continuously. Counter values cannot be modified or reset because they do not have mapped register addresses.




Figure 10–1. Timer Module 0 Function Block Diagram

TIMER A AND B OPERATING MODES

Both timer A and B operate either in interval mode or pulse width modulation (PWM) mode. The LSB of the T0CON register controls the timer A operating mode, and the LSB of the TBCON register controls the operating mode for timer B.

TIMER CLOCK INPUT

Timers A and B are driven by the same clock input. There are two options for timer clock input: the non-scaled CPU clock or the CPU clock divided by 1024 (decimal).

When the TCS bit (bit 3) in the T0CON register is "0", the T0 module runs on the divided-by-1024 CPU clock. When TCS = "1", T0 runs on the non-scaled CPU clock pulse. The CPU clock frequency is scaled using the 4-bit prescaler in bits 4–7 of the T0CON register (TPS3–TPS0).

TIMER A AND TIMER B INTERRUPT CONTROL

In interval mode, both timers generate a match signal when the count value and the referenced data value in the TADATA or TBDATA register is the same. When the interrupt enable bit is set for timer A or timer B, an interrupt is generated when the match is detected. The corresponding count register is cleared and counting resumes.

You enable the timer A interrupt by setting the ETAI bit (bit 2) in the T0CON register. To enable the timer B interrupt, you set the ETBI bit (bit 2) in the TBCON register.

The timer A and B interrupt pending bits, TAIP and TBIP, are located in the T0CON and TBCON registers, respectively. These bits can be polled by software to detect interrupt pending conditions. When a pending bit read operation shows a "0" value, no interrupt is pending; when it is "1", it means that a timer A or B interrupt is pending.

When the interrupt is acknowledged and the service routine has been initiated, the pending bit must be cleared by software. To do this, you must write a logic one value ("1") to the TAIP or TBIP bit — writing a "0" value has no effect.

TIMER MODULE 0 CONTROL REGISTER (T0CON)





Figure 10–2. Timer Module 0 Control Register (T0CON)

TIMER MODULE 0 FUNCTION DESCRIPTION

Timer A and timer B both operate in either interval mode or pulse width modulation mode, as selected by the EAPWM bit (T0CON.0) and the EBPWM bit (TBINT.0). Timer B functions in exactly the same way as timer A.

Interval Mode

In interval mode, the TA pin toggles low during the high period of one timer A clock cycle on every match of the timer and the TADATA register. It remains high level at all other times. With each match, the timer is also reset to logic zero. In interval mode, the pulse width is fixed and the interval at which that pulse occurs is determined by the combination of the timer frequency and the value written to the data register.



NOTES:

1. To generate the timer clock, the 4-bit prescaler value '0010B' is used.
2. Note that timer A & B uses a divided-by-1024 CPU clock source, in addition to the 4-bit prescaler value.

Figure 10-3. Timer A and B Waveforms in Interval Mode

Pulse Width Modulation Mode

In PWM mode, the timer A data register is written by the CPU and used to modulate the pulse width of at output pin TA. This pin toggles at a frequency equal to the selected input clock divided by 256 of timer A (that is, by the prescaler output).

However, it will have a duty cycle from 0% to 99.6%, based on the value in the TADATA register. This is achieved by comparing the contents of the TADATA register to the 8-bit TA count value, toggling the TA pin to "1" whenever the TADATA value is greater than the TA value, and to "0" otherwise.

For example, assume the input clock to timer A is 4 MHz. The TA pin toggles high every 64 μ s (4 MHz divided by 256). If the timer A data register has a value of 80H (128 decimal), the TA pin will be logic one for 128 cycles (32 μ s), and logic zero for 128 cycles, for a duty cycle of 50% (128/256).

A value of '00H' in the timer A data register (which is true after a reset), will result in a constant "0" from the TA pin. A value of FFH therefore generates a 99.6% duty cycle (255/256).




Figure 10-4. Timer A and B Waveforms in Pulse Width Modulation Mode

TIMER B CONTROL REGISTER (TBCON)

The timer B clock source is controlled by the T0CON register. Timer B also has a separate control register called TBCON, located at EFH in set 1, bank 0. The TBCON register has three functions:

- Select timer B operating mode (interval or PWM)
- Enable the timer B interrupt
- Control timer B interrupt pending condition

The least significant bit of the TBCON register is called the EBPWM bit. When it is "0", timer B operates in normal interval timer mode; when it is "1", timer B operates in pulse width modulation (PWM) mode.

TBCON bit 2 (ETBI) is the timer B interrupt enable bit. Bit 1 (TBIP) is the timer B interrupt pending bit. Application software can poll the TBIP bit to detect a timer B interrupt pending condition. When the interrupt is acknowledged and the service routine is initiated, the TBIP bit must be cleared by software. To do this, you must write a logic one ("1") value to bit position 1; writing a "0" has no effect.




Figure 10-5. Timer B Control Register (TBCON)

+ PROGRAMMING TIP — Configuring Timer A and Timer B

This example sets timer A to normal interval mode, disables timer B, sets the oscillation frequency of the timer clock, and determines the execution sequence which follows a timer A interrupt. The program givens are as follows:

- Timer A is used in interval mode; the timer interval is set to approximately 2 milliseconds
- Timer B is disabled
- Oscillation frequency = 6 MHz
- $90H \leftarrow 90H + 91H + 92H + 93H + 94H$ is executed after a timer A interrupt

```

ORG      0020H          ;  Reset address
JP       T,START
ORG      00BEH          ;  Timer A interrupt vector
VECTOR   TA_int
ORG      00FEH          ;  Timer B interrupt vector
VECTOR   TB_int
ORG      0100H
.
.
.
START    DI
.
.
.
LD       PP,#00H          ;  Set page pointer
LD       T0CON,#56H        ;  PS ← 5 (for divide-by-6)
;  CPU clock /1024 is selected for timer 0 (A & B)
;  Enable timer A interrupt, reset timer A pending register
;  Select interval mode for timer A
LD       TADATA,#01H        ;  TADATA ← 01 (divided by two)
;  6 MHz /1024 ÷ 6 ÷ 2 = 0.5 kHz (= 2 ms)
LD       TBCON,#02H        ;  Disable timer B interrupt
EI
.
.
.
TA_int   PUSH   RP0          ;  Save RP0 to stack
SRP0    #90H          ;  RP0 ← 90H
ADD     R0,R1          ;  R0 ← R0 + R1
ADC     R0,R2          ;  R0 ← R0 + R2
ADC     R0,R3          ;  R0 ← R0 + R3
ADC     R0,R4          ;  R0 ← R0 + R4 (R0 ← R0 + R1 + R2 + R3 +
R4)
LD       T0CON,#56H        ;  Reset timer A pending register
POP    RP0           ;  Restore register pointer 0 value
IRET
.
.
.
TB_int   LD       TBCON,#02H
IRET

```

11 TIMER MODULE 1

OVERVIEW

The S3C8444 has two 16-bit timer/counters, called timer C and D. Both can be configured to operate either as timers or as event counters. The functional components of the timer 1 module are summarized as follows:

- Timer module 1 control register (T1CON)
- Timer module 1 mode register (T1MOD)
- Timer C, D high-byte count registers (TCH, TDH)
- Timer C, D low-byte count registers (TCL, TDL)
- Timer C gate pin (TCG /P3.2)
- Timer D gate pin (TDG /P3.3)
- Timer C external clock input pin (TCCK /P3.0)
- Timer D external clock input pin (TDCK /P3.1)

Timer module 1 can be programmed to operate in four different modes (operating mode is controlled by bit settings in the timer 1 mode register, T1MOD):

Mode 0 13-bit timer/counter

Mode 1 16-bit timer/counter

Mode 2 8-bit auto-reload timer/counter

Mode 3 Two 8-bit timer/counters

When used as an interval timer, the corresponding count register is incremented based on the internal timer clock rate. The timer clock can be selected as either an external clock source, or a divided-by-6 internal CPU clock.

When used as an event counter, the timer's count register is incremented in response to a 1-to-0 transition at its corresponding external input pin (TCCK for timer C or TDCK for timer D). The external input is sampled every at fifth CPU clock pulse.

When a high-level sample is immediately followed by a low-level sample (that is, when a 1-to-0 transition occurs), the count register is incremented by one. (Note that the new count value is actually written to the count register five CPU clocks *after* the one in which the 1-to-0 transition was detected.) It therefore takes two complete sampling cycles (12 CPU clocks) to recognize a 1-to-0 transition.

There are no restrictions on the duty cycle of the external signal input, but to ensure that a given level is sampled at least once before it changes, it should be held for at least the equivalent of 6 CPU clocks.

TIMER MODULE 1 MODE REGISTER (T1MOD)

The timer 1 mode register T1MOD (R251, FBH, set 1, bank 0) controls the following timer C and D functions:

- Clock source selection for timer/counter operation
- Gate function enable/disable
- Operating mode selection (four available modes)

The lower nibble bits (0–3) correspond to timer C and the upper nibble bits (4–7) correspond to timer D. After a reset, T1MOD values are cleared to logic zero. The '00H' setting selects the CPU clock (divided by 6) as the clock source, disables the gate functions, and configures timers C and D to 13-bit timer/counter mode.

Clock Source Selection Options

Timers C and D each have two clock source selection options: 1) the internal CPU clock pulse, divided by 6, or 2) an external clock source.

If the divided-by-6 CPU clock is selected as the timer C or timer D clock ($TxC = "0"$), the timer functions as an interval timer; if an external clock is selected ($TxC = "1"$), it functions as an event counter for an external device.

The clock source select bits in T1MOD are bit 2 for timer C (TCC) and bit 6 for timer D (TDC). If an external clock source is used, the corresponding input pin must be configured: for timer C, the clock input pin is TCCK (P3.0, pin 25); for timer D, the external clock input pin is TDCK (P3.1, pin 24). The port 3 low-byte control register P3CONL configures the clock input pins for this timer module 1 function.

Gate Function Enable

Timers C and D each have a gate function enable bit in the T1MOD register: bit 3 (GCE) is for timer C and bit 7 (GDE) for timer D. After a reset, the GxE bits are cleared to "0", and the gate function is turned off.

The timers can be enabled in one of the four available timer module 1 operating modes independently of the gate control function. The gate function is described below in the subsection, "Timer Module 1 Gate Function Description."

Timer Module 1 Operating Modes

Two bit-pairs in T1MOD (bit-pair 0/1 for timer C and bit-pair 4/5 for timer D) are used to select one of the four available operating modes for timer module 1. Modes 0, 1, and 2 are functionally identical for both timers. Mode 3 operates differently for timer C and D. Each operating mode is described in detail in the following subsections.

TIMER MODULE 1 MODE REGISTER (T1MOD)
R251, FBH, Set 1, R/W

MSB	GDE	TDC	TDM1	TDM0	GCE	TCC	TCM1	TCM0	LSB
	Timer D gate enable bit: 0 = Disable gate function 1 = Enable gate function								Timer C mode select bits (see table below)
	Timer D clock input selection bit: 0 = CPU clock $\div 6$ (interval timer function) 1 = External clock input; (event counter function, max. input freq.: CPU CLK $\div 12$)								Timer C clock input selection bit: 0 = CPU clock $\div 6$ (interval timer function) 1 = External clock input (event counter function, max. input freq.: CPU CLK $\div 12$)
					Timer D mode select bits (see table below)				Timer C gate enable bit: 0 = Disable gate function 1 = Enable gate function
TxM1	TxM0	Operating Mode Description							
0	0	13-bit timer/counter mode.							
0	1	16-bit timer/counter; TxH and TxL are cascaded.							
1	0	8-bit auto-reload timer/counter; TxH holds a value to be reloaded into the TxL count register each time it overflows.							
1	1	Timer C: TCL operates as an 8-bit timer/counter controlled by the standard timer C control bits; TCH is an 8-bit timer only that is controlled using timer D control bit settings. Timer D: Timer/counter D is disabled.							

NOTES:

1. When you enable the gate function for timer C or timer D (GxE = "1"), the timer is incremented only when the TCG or TDG pin is held high, and if the corresponding timer enable bit is set in the T1CON register. When GxE = "0", the corresponding timer is enabled whenever its run bit is set.
2. 'x' means timer C and timer D.

Figure 11-1. Timer Module 1 Mode Register (T1MOD)

TIMER MODULE 1 CONTROL REGISTER (T1CON)

The timer 1 control register T1CON (R250, FAH, set 1, bank 0) controls the following timer C and D functions:

- Timer/counter run enable bits
- Interrupt enable and interrupt pending bits
- Baud rate select bit (for UART baud rate generation)

After a reset, T1CON values are cleared to logic zero. The '00H' setting disables timers C and D, disables timer module 1 interrupt processing, and selects the normal baud rate setting for the UART baud rate generator function. Bit 6 of the T1CON register is not mapped.

Due to the complex read/write characteristics of the T1CON register, and to avoid possible program errors, we recommend using Load instructions only (except for LDB) to manipulate control values.

Timer/Counter Run Control Bits

T1CON bits 0 and 1 (TCE and TDE, respectively) are the timer C and D run control bits. The timer/ counters can be started or stopped independently of each other. Before you enable a timer by setting its run bit to "1", you must first make all the necessary control settings (for clock source, operating mode, and gate function) in the T1MOD register.

Interrupt Control Function

External interrupts can be gated to the timer 1 module via the TCG and TDG pins (pins 16 and 15, respectively). The gate function is enabled externally when these pins are set to input mode by the appropriate port 4 (P4CONL) control register settings.

When using the gate function, external interrupt INT4 is gated to timer C and INT5 is gated to timer D. This lets you use the timer as an event counter for an external device. The timer interrupt enable bits are bit 2 (TCIE) for timer C and bit 3 (TDIE) for timer D.

Each timer has an interrupt pending bit which serves as a flag for gated external interrupts. These flags can be polled by software: Bit 4 (TCIP) is the pending bit for timer C; bit 5 (TDIP) is the pending bit for the timer D interrupt.

When the appropriate interrupt enable bit is enabled, an interrupt request will branch to that timer's interrupt vector location whenever the pending flag is "1". (The branch occurs, however, only after the current instruction has executed, and if no other interrupts with higher priority are being serviced).

The pending flag is not automatically cleared by hardware when the branch occurs; you must clear it by software by writing a "1" to the appropriate pending bit location in the T1CON register (writing a "0" has no effect).

Baud Rate Generator Function

You can use timer module 1 as a baud rate generator for the UART module. Bit 7 of the T1CON register (BSEL) is the baud rate select bit. The "0" setting selects a normal baud rate based on the timer module 1 clock source (either CPU clock $\div 6$ or an external clock source).

The "1" setting doubles the frequency of the normal baud rate selection. If you do select the double baud rate, you must also set the UART module to operate in mode 1, 2, or 3 (mode 0 operation is not allowed).

For more information about the UART baud rate generation function, please refer to Section 12, 'Serial Port', in this manual.

TIMER MODULE 1 CONTROL REGISTER (T1CON)
R250, FAH, Set 1, Bank 0, R/W

MSB	BSEL	—	TDIP	TCIP	TDIE	TCIE	TDE	TCE	LSB
Baud rate selection bit: 0 = Normal baud rate 1 = Double baud rate								Timer C run enable bit: 0 = stop; 1 = run	
		Not used						Timer D run enable bit: 0 = stop; 1 = run	
Timer D interrupt pending flag: 0 = No interrupt pending 1 = Interrupt is pending							Timer C interrupt enable bit 0 = Disable timer C interrupt 1 = Enable timer C interrupt		
Timer C interrupt pending flag: 0 = No interrupt pending 1 = Interrupt is pending				Timer D interrupt enable bit 0 = Disable timer D interrupt 1 = Enable timer D interrupt					

NOTES:

1. Due to the complex read/write characteristics of the T1CON register, and to avoid possible program errors, we recommend using Load instructions only (except for LDB) to manipulate T1CON register values.
2. If the BSEL bit is set to "1" for double baud rate generation, the UART module must be set to operate in mode 1, 2, or 3 (that is, UART mode 0 is not a valid selection).

Figure 11–2. Timer Module 1 Control Register (T1CON)




Figure 11-3. Timer C & D Block Diagram (MODE0-MODE2)

TIMER MODULE 1 GATE FUNCTION DESCRIPTION

Two port 3 pins (P3.0 and P3.1) are available as interrupt input gate pins for timers C and D. These pins normally serve as input ports for external interrupts INT0 and INT1, respectively.

The P3.0/INT0 pin is used as the timer C gate TCG, and the P3.1/INT1 pin is used as the timer D gate, TDG. In order for the gate function to operate, two conditions must be met:

- The corresponding timer run bit in the T1CON register (TCE or TDE) must be set to "1"
- The corresponding external interrupt pin must be configured to input mode and be at high level

The gate function lets the timer measure the duration of pulses applied to the external interrupt pin relative to the timer's count source. If the pin's interrupt function is enabled, it will continue to trigger the corresponding external interrupt. The interrupt service routine can then read the counter value that accumulated while the signal at the TCG or TDG pin was at high level. In this way, you can use timer module 1 as an event counter for an external device.




Figure 11–4. Timer Module 1 Gate Function Block Diagram




Figure 11–5. Count Value Incrementing With Gate Function Enabled

TIMER MODULE 1, MODE 0 OPERATION

Mode 0 operation is functionally identical for timers C and D. In mode 0, the corresponding count registers (TxH, TxL) are configured as a 13-bit timer/counter with a divide-by-32 prescaler. A reset automatically selects mode 0.

Eight bits of the high-byte count register (TxH) are used as the 8-bit counter; the five lower bits of the low-byte count register (TxL) are used as the 5-bit counter. The value of the upper three bits of TxL is undetermined and should be ignored. Both registers are read-write programmable.

The value of the 8-bit counter (TxH) is undetermined after a reset. Enabling a timer by setting its run bit to "1" does not automatically clear the TxH count value; you must clear it by software.

When the TxH count overflows, the timer's interrupt pending flag TxIP (T1CON bits 4 and 5) is set to "1". The interrupt pending flags can be polled by software to control timer C and D interrupt processing.




Figure 11–6. Timer Module 1 Mode 0 Function Diagram

TIMER MODULE 1, MODE 1 OPERATION

Mode 1 is the same as mode 0, except that the 8-bit timer C and D counters (TxH and TxL) operate together as a 16-bit event counter.




Figure 11–7. Timer Module 1 Mode 1 Function Diagram

TIMER MODULE 1, MODE 2 OPERATION

Mode 2 establishes the timer registers as one 8-bit counter (TxL) which is automatically reloaded with an 8-bit value stored in the TxH register when the TxL counter overflows.

When the counter overflow occurs, the corresponding interrupt pending flag (TxIP) in the T1CON register is set to "1", the counter is reloaded with the value stored in TxH, and counting resumes. The reload value that is stored in TxH must be preset by software. The reload value is unchanged by the reload operation.

Assuming that the appropriate interrupt enable bit (TxIE) in the T1CON register is set, the timer's interrupt pending flag can then be polled to generate the timer C or D interrupt request.




Figure 11–8. Timer Module 1 Mode 2 Function Diagram

TIMER MODULE 1, MODE 3 OPERATION

Unlike modes 0, 1, and 2, in mode 3 timers C and D behave differently from each other: timer C functions as two separate 8-bit counters, while timer D continues operating, but with no interrupt source.

To select mode 3, the TCM1/M0 bit-pairs in the T1MOD register are set to '11B'. This setting establishes the timer C count registers, TCL and TCH, as two separate counters with one difference: TCL is an 8-bit timer/counter and TCH is an 8-bit timer only (that is, it has no external input). To program TCL for mode 3 operation, you must also write the appropriate values to the timer C mode control bits in the T1MOD register.

With TCH locked into a timer function of counting internal clocks, it assumes control of the timer D interrupt control bits. In effect, the "timer D interrupt" is generated by the timer C counter. When timer C is set to operate in mode 3, timer D can be turned on and off by switching it in and out of its own mode 3 operating status, or it can be used by the serial I/O port as a baud rate generator. In fact, timer D can be used during mode 3 operation for any application which does not require that it generate an interrupt.




Figure 11–9. Timer Module 1 Mode 3 Function Diagram

☞ PROGRAMMING TIP — Timer Module 1, Operating Mode 0

This example shows how to program timer module 1 (timers C and D) to operate in 13-bit timer/counter mode (that is, in mode 0). The parameters of the sample program are as follows:

- Only timer C is used for this example; timer D is disabled
- CPU clock frequency = 6 MHz
- Timer C input clock = 1 MHz
- Timer C interrupts occur in 2-millisecond intervals
- Each timer C interrupt toggles the P0.0 pin




Figure 11–10. Timer Module 1 Mode 0 Programming Tip Flowchart

 **PROGRAMMING TIP — Timer Module 1, Operating Mode 0 (Continued)**

```

START    DI          ; Disable interrupts
        .
        .
        .
LD      P2CONH,#8FH   ; Port 2.7 output push-pull mode select
LD      TCH,#0C1H     ; 07D0H counter value is equal to 2 ms
                  ; 2000H – 07D0H = 1830H
LD      TCL,#10H      ; (TCH, TCL) ← 1830H
                  ; The low 5 bits of 1830H are '10H'
                  ; Bits 5–12 of 1830H are 'C1H'
LD      T1MOD,#30H    ; Timer D disable, timer C 13-bit timer mode select,
                  ; timer clock = CPU clock ÷ 6
LD      T1CON,#35H    ; Timer C interrupt enable; timer C run enable
EI
        .
        .
        .
MAIN    NOP
        .
        .
        .
CALL   JOB          ; Run other job
        .
        .
        .
JP     T,MAIN
        .
        .
        .

```

Then, the timer C overflow interrupt service routine (TC_INT):

TC_INT:

```

ADD   TCH,#0C1H    ; TC ← TC + 1830H
ADD   TCL,#10H     ; TCL is just a 5-bit counter
ADC   TCH,#00H     ;
XOR   P2,#80H      ; Toggle the P2.7 pin
LD    T1CON,#35H   ; Clear the timer C pending bit
IRET

```

 **PROGRAMMING TIP — Timer Module 1, Operating Mode 1**

This example shows how to program timer module 1 (timers C and D) to operate in 16-bit timer/counter mode (that is, mode 1). The parameters of the sample program are as follows:

- CPU clock frequency = 6 MHz
- Clock input pulse at the TCCK pin is an unknown frequency
- Clock input pulse at the timer C gate pin (TCG) is equal to 62.5 Hz (50% duty)
- Interrupt INT2 occurs with each falling edge at the TCG pin

Program Function Description

Timer C operates as a frequency counter. An unknown frequency is being input through the timer C clock input pin (TCCK). Let's suppose, however, that the frequency range at the TCCK pin is less than 667 kHz.

Using the reference pulse at the timer C gate input pin (TCG), we can count the unknown clock pulses at the TCCK pin during an 8-ms interval ($1/62.5 \text{ Hz} \div 2$). The timer C count value is saved into B_TC0 and B_TC1 in hexadecimal format. The values in B_TC0 and B_TC1 are the actual frequency value in kHz.




Figure 11–11. Timer Module 1 Mode 1 Programming Tip Flowchart

 **PROGRAMMING TIP — Timer Module 1, Operating Mode 1 (Continued)**




Figure 11–12. Timer Module 1 Mode 1 Timing Diagram

```

B_TC0    EQU      00H          ; Timer C data buffer register
B_TC1    EQU      01H          ;
START    DI       ; Disable interrupts
        .
        .
        .
LD       P3CONL,#00H      ; TCCK input mode select
        ; TCG (INT2) falling-edge input select
LD       P3INT,#04H       ; P3.2/TCG interrupt enable
LD       P3PND,#0FH       ; Clear pending bit
LDW      TCH,#0000H      ; Initialize timer C counter
LD       T1MOD,#3DH       ; Disable timer D, enable TCG input,
        ; timer clock = external clock input select,
        ; 16-bit counter mode select
LD       T1CON,#31H       ; Disable timer C and D interrupt,
        ; timer C run enable
EI       ; Enable interrupts
        .
        .
        .
MAIN    NOP
        .
        .
        .
CALL    JOB          ; Run other job
        .
        .
        .
JP      T,MAIN

```

 **PROGRAMMING TIP — Timer Module 1, Operating Mode 1 (Concluded)**

The external interrupt occurs at P3.2 /TCG in 16-ms intervals (falling edges):

EXTINT_TCG:

LDW	B_TC0,TCH	;	Count value detect (2 bytes)
RCF		;	
RRC	B_TC0	;	
RRC	B_TC1	;	$(B_{TC0}, B_{TC1}) \leftarrow (B_{TC0}, B_{TC1}) \div 2$
RCF		;	
RRC	B_TC0	;	$(B_{TC0}, B_{TC1}) \leftarrow (B_{TC0}, B_{TC1}) \div 2$
RRC	B_TC1	;	
RCF		;	
RRC	B_TC0	;	$(B_{TC0}, B_{TC1}) \leftarrow (B_{TC0}, B_{TC1}) \div 2$
RRC	B_TC1	;	The value in B_TC0, B_TC1 indicates the clock frequency at the TCCK pin (in kHz)
LDW	TCH,#0000H	;	
LD	P3PND,#04H	;	Clear the P3.2 (INT2) pending bit
IRET		;	

 **PROGRAMMING TIP — Timer Module 1, Operating Mode 2**

This example shows how to program timer module 1 (timers C and D) to operate in auto-reload timer/counter mode (that is, in mode 2). The parameters of the sample program are as follows:

- CPU clock frequency = 6 MHz
- Clock input pulse at the TCCK pin is 60 Hz (square wave)
- Timer C operates in auto-reload mode using external clock input
- Timer C interrupt occurs in 0.5-second intervals
- The level at the P3.4 pin toggles whenever an interrupt occurs




Figure 11–13. Timer Module 1 Mode 2 Programming Tip Flowchart

 **PROGRAMMING TIP — Timer Module 1, Operating Mode 2 (Continued)**

```

START    DI          ; Disable interrupts
        .
        .
        .
LD      P3CONH,#11H ; P3.4–P3.7 set to output, push-pull mode
LD      P3CONL,#00H ; P3.0 (TCCK), P3.1 (TDCK) clock input select
LD      TCL,#(0FFH-1EH); Initial value for timer C low byte
LD      TCH,#(0FFH-1EH); 0.5 sec = 1/60 × 30 (decimal) = 1EH
                    ; 1EH is the automatically reload value
LD      T1MOD,#36H  ; Disable timer D
                    ; Select timer C auto-reload operating mode
                    ; Select external clock source for timer C
                    ; Disable timer C gate function
LD      T1CON,#35H  ; Enable timer C interrupt
                    ; Timer C run enable
EI      ; Enable interrupts
        .
        .
        .
MAIN    NOP
        .
        .
        .
CALL   JOB        ; Run other job
        .
        .
        .
JP     T,MAIN
        .
        .
        .
TMRC_INT:
        .
        .
XOR   P3,#10H   ; P3.4 toggle
LD    T1CON,#35H ; Clear timer C pending bit
IRET

```

PROGRAMMING TIP — Timer Module 1, Operating Mode 3

This example shows how to program timer module 1 to operate as two 8-bit timer/counters (that is, in mode 3). The parameters of the sample program are as follows:

- Main oscillator frequency = 11.0592 MHz (CPU clock = 11.0592 MHz)
- Clock input pulse at the TCCK pin is 60 Hz (square wave)
- Timer C operates in mode 3 (as two 8-bit timer/counters)
- Timer D operates in auto-reload mode with no interrupt function

Program Function Description

Timer C's low-byte count register (TCL) counts interrupts which occur every 0.5 seconds. These interrupts are generated by external 60 Hz clock input through the TCCK pin. The high-byte count register (TCH) counts interrupts generated at 278- μ s intervals.

The timer D interrupt structure is used to the TCH count register overflow at a frequency of CPU clock divided by 6. Timer D serves as a baud rate generator for the UART module.

The baud rate is 9600 BPS. Timer D does not generate an interrupt. The state of the P3.0 and P3.1 pins toggles each time an interrupt service routine is initiated.




Figure 11-14. Timer Module 1 Mode 3 Programming Tip Flowchart

 **PROGRAMMING TIP — Timer Module 1, Operating Mode 3 (Continued)**

```

START    DI          ; Disable interrupts
        .
        .
        .
LD      P2CONH,#0A0H ; Select P2.6 and P2.7 output mode
LD      P3CONL,#00H  ; Select TCCK pin input mode
LD      TCL,#0E1H   ; External 60 Hz clock gives a 0.5 second interval value
LD      TCH,#00H   ; CPU clock divided by 6 gives a 278 µs value
LD      TDH,0FAH   ; Baud rate value of 9600 BPS with divided-by-6 CPU

clock
LD      TDL,#0FAH  ;
LD      T1MOD,#27H  ;
LD      T1CON,#3FH  ;
EI
        .
        .
        .

MAIN    NOP
        .
        .
        .
CALL   JOB        ; Run other job
        .
        .
        .
JP     T,MAIN

```

The timer C interrupt is generated by a timer C low byte counter (TCL) overflow (0.5-second intervals):

TMRC_INT:

```

ADD    TCL,#0E1H  ; TCL ← TCL + 0E1H (0.5 seconds)
XOR    P2,#80H   ; P2.7 toggle
LD     T1CON,#1FH ; Clear pending bit (bit 4)
IRET

```

The timer D interrupt is generated by a timer C high byte counter (TCH) overflow. The full count range of 00H–0FFH occurs once every 278 µs, resulting in a 278-µs interrupt interval:

TMRD_INT:

```

XOR    P2,#40H   ; P2.6 toggle
LD     T1CON,#2FH ; Clear pending bit (bit 5)
IRET

```

12 SERIAL PORT (UART)

OVERVIEW

The S3C8444 has a full-duplex serial port with programmable operating modes: There is one synchronous mode and three UART (Universal Asynchronous Receiver/Transmitter) modes:

- Serial I/O with baud rate of CPU clock /6
- 8-bit UART mode; variable baud rate
- 9-bit UART mode; CPU clock /32 or /16
- 9-bit UART mode, variable baud rate

Serial port receive and transmit buffers are both accessed via the shift register, SIO (R233, E9H). Writing to the shift register loads the transmit buffer; reading the shift register accesses a physically separate receive buffer.

The serial port is receive-buffered. Using a receive data buffer, reception of the next byte can commence before the previously received byte has been read from the receive register. However, if the first byte has not been read by the time the next byte has been completely received, one of the bytes will be lost.

In all operating modes, transmission is initiated when any instruction addresses the shift register SIO (R233, E9H) as its destination register. In mode 0, reception of serial data is initiated when the receive interrupt pending bit (RIP) in the SIOPND register is cleared to "0" and the receive enable bit (RE, SIOCON.4) is set to "1". In modes 1, 2, and 3, reception is initiated when the incoming start bit ("0") is received and the receive enable (RE) bit is "1".

SERIAL PORT CONTROL REGISTER (SIOCON)

The control register for the serial port is called SIOCON (R234, EAH). It has the following control functions:

- Operating mode selection
- 9th data bit location for transmit and receive operations (TB8, RB8)
- Multiprocessor communication and interrupt control

These SIOCON control functions are described in detail in Figure 12-1 below.





Figure 12-1. Serial Port Control Register (SIOCON)

SERIAL PORT INTERRUPT PENDING REGISTER (SIOPND)

The serial I/O interrupt pending register SIOPND (R235, EBH, set 1, bank 0) contains the serial data transmit interrupt pending bit (TIP) and the receive interrupt pending bit (RIP) in register positions SIOPND.0 and SIOPND.1, respectively.

In mode 0, the receive interrupt pending flag RIP is set to "1" when the 8th receive data bit has been shifted. In mode 1, 2, and 3, the RIP bit is set to "1" at the halfway point of the stop bit's shift time. When the CPU has acknowledged the receive interrupt pending condition, the RIP flag must then be cleared by software.

In mode 0, the transmit interrupt pending flag TIP is set when the 8th transmit data bit has been shifted. In mode 1, 2, or 3, the RIP bit is set at the start of the stop bit. When the CPU has acknowledged the transmit interrupt pending condition, the TIP flag must then be cleared by software.



NOTES:

1. In order to clear a data transmit or receive interrupt pending flag, you must write a "1" to the appropriate pending bit. A "0" has no effect.
2. To avoid possible program errors, we recommend using Load instructions only (except for LDB) to manipulate the SIOPND register.

Serial data receive
interrupt pending flag:
0 = Not pending
1 = Pending

Figure 12–2. Serial Port Interrupt Pending Register (SIOPND)

SERIAL PORT MODE 0 FUNCTION DESCRIPTION

In mode 0, serial data enters and exits through the RxD pin (pin 20); the TxD pin (pin 21) outputs the shift clock. Data are transmitted or received in 8-bit units only. The LSB of the 8-bit value is transmitted (or received) first. The baud rate for mode 0 is equal to the CPU clock frequency divided by 6.

Mode 0 Transmit Procedure

1. Select mode 0 by setting SIOCON bits 6 and 7 to '00B'.
2. Write transmission data to the shift register SIO (E9H) to initiate the transmit operation.

Mode 0 Receive Procedure

1. Select mode 0 (shift register; CPU clock /6) by setting SIOCON bits 6 and 7 to '00B'.
2. Clear the receive interrupt pending bit (RIP, SIOPND.1) by loading a "1".
3. Set the serial data receive enable bit (RE, SIOCON.4) to "1".
4. The shift clock will now be output to the TxD pin (pin 21) and will read the data at the RxD pin (pin 20). Interrupt requests are generated if the TIE bit in the SIOCON register is "1".




Figure 12–3. Timing Diagram for Serial Port Mode 0 Operation

SERIAL PORT MODE 1 FUNCTION DESCRIPTION

In mode 1, a total of 10 bits are transmitted (through the TxD pin) or received (through the RxD pin). Each data frame has three components:

- Start bit ("0")
- 8 data bits (LSB first)
- Stop bit ("1")

When receiving, the stop bit is written to the RB8 bit in the SIOCON register. The baud rate for mode 1 is variable.

Mode 1 Transmit Procedure

1. Select the baud rate generated by timer/counter D using the timer module 1 control register T1CON. The baud select bit (BSEL, T1CON.7) offer a choice of normal ("0" or double ("1")baud rate generation for the UART module.
2. Select mode 1 (8-bit UART) by setting SIOCON bits 6 and 7 to '01B'.
3. Write transmission data to the shift register SIO (E9H). (The start and stop bits will be generated automatically by hardware.)

Mode 1 Receive Procedure

1. Select the baud rate to be generated by timer/counter D.
2. Select mode 1 and set the RE (Receive Enable) bit in the SIOCON register to "1".
3. The start bit low ("0") condition at the RxD pin will cause the UART module to initiate the serial data receive operation.




Figure 12-4. Timing Diagram for Serial Port Mode 1 Operation

SERIAL PORT MODE 2 FUNCTION DESCRIPTION

In mode 2, 11 bits are transmitted (through the TxD pin) or received (through the RxD pin). Each data frame has four components:

- Start bit ("0")
- 8 data bits (LSB first)
- Programmable 9th data bit
- Stop bit ("1")

The 9th data bit to be transmitted can be assigned a value of "0" or "1" by writing the TB8 bit (bit 3) in the SIOCON register. When receiving, the 9th data bit that is received is written to the RB8 bit (SIOCON.2) while the stop bit is ignored. The baud rate for mode 2 is programmable to either 1/16 or 1/32 of the CPU clock frequency.

Mode 2 Transmit Procedure

1. Select mode 2 (9-bit UART) by setting SIOCON bits 6 and 7 to '10B'. Also, select the 9th data bit to be transmitted by writing SIOCON bit 3 (TB8) to "0" or "1".
2. Select the baud rate by setting the BSEL bit in the T1CON register to "0" for normal baud or to "1" for double baud rate generation.
3. Write transmission data to the shift register, SIO (E9H) to initiate the transmit operation.

Mode 2 Receive Procedure

1. Select the baud rate by setting or clearing the BSEL bit in the T1CON register.
2. Select mode 2 and set the RE (Receive Enable) bit in the SIOCON register to "1".
3. The receive operation will be initiated when the signal at the RxD pin goes to low level.




Figure 12-5. Timing Diagram for Serial Port Mode 2 Operation

SERIAL PORT MODE 3 FUNCTION DESCRIPTION

In mode 3, 11 bits are transmitted (through the TxD pin) or received (through the RxD pin). Mode 3 is identical to mode 2 in all respects except for baud rate, which is variable. Each data frame has four components:

- Start bit ("0")
- 8 data bits (LSB first)
- Programmable 9th data bit
- Stop bit ("1")

Mode 3 Transmit Procedure

1. Select the baud rate by setting the BSEL bit in the T1CON register to "0" for normal baud or to "1" for double baud rate generation, and then enable timer D by setting the TDE bit in the T1CON register.
2. Select mode 3 operation (9-bit UART) by setting SIOCON bits 6 and 7 to '11B'. Also, select the 9th data bit to be transmitted by writing SIOCON bit 3 (TB8) to "0" or "1".
3. Write transmission data to the shift register, SIO (E9H) to initiate the transmit operation.

Mode 3 Receive Procedure

1. Select the baud rate to be generated by timer/counter D by setting or clearing the BSEL bit in the T1CON register.
2. Select mode 3 and set the RE (Receive Enable) bit in the SIOCON register to "1".
3. The receive operation will be initiated when the signal at the RxD pin goes to low level.




Figure 12-6. Timing Diagram for Serial Port Mode 3 Operation




Figure 12-7. Serial Port (UART) Function Diagram

BAUD RATE CALCULATIONS

Mode 0 Baud Rate Calculation

The baud rate in mode 0 is fixed at the CPU clock frequency (same as f_{OSC}) divided by 6:

$$\text{Mode 0 baud rate} = \frac{\text{CPU clock}}{6}$$

Mode 2 Baud Rate Calculation

The mode 2 baud rate depends on the value of the double baud rate select bit, BSEL (T1CON.7). If BSEL = "0" (its default value after a reset), the mode 2 baud rate is 1/32 of the CPU clock frequency. If BSEL = "1", the baud rate is 1/16 of the CPU clock frequency.

$$\text{Mode 2 baud rate} = \frac{2 \text{ BSEL}}{32} \times \text{CPU clock}$$

Modes 1 and 3 Baud Rate Calculation

When timer/counter D is used as the baud rate generator for modes 1 and 3, the baud rate is determined by the timer/counter D overflow rate and the value of the BSEL bit (T1CON.7), as follows.

$$\text{Mode 1 and 3 baud rate} = \frac{2 \text{ BSEL}}{16} \times \text{timer D overflow rate}$$

The timer D interrupt enable bit (TDIE, T1CON.3) should be disabled for baud generator applications. The timer itself can be configured for either "timer" or "counter" operation and any one of its three operating modes may be selected. In most applications, it is configured to "timer" operation in 8-bit auto-reload mode (the high nibble of T1MOD = 0010B), where baud rate is calculated by the following formula:

$$\text{Baud rate in auto-reload mode} = \frac{2 \text{ BSEL}}{16} \times \frac{\text{CPU clock}}{12 \times (256 - \text{TDH})}$$

You can achieve very low baud rates using timer D by leaving the timer D interrupt enabled, configuring the timer to run as a 16-bit timer (the high nibble of T1MOD = 0001B), and then using the timer D interrupt to do a 16-bit software reload.

Table 12-1. Commonly Used Baud Rates Generated by Timer D

Baud Rate	CPU Clock	BSEL Bit	Timer D Values		
			TDC Bit	Mode	Reload Value
Mode 0; 1 MHz max.	6 MHz	x	x	x	x
Mode 2; 187.5 kHz	6 MHz	0	x	x	x
Mode 2; 375 kHz	6 MHz	1	x	x	x
Modes 1 and 3:					
62.5 kHz	6 MHz	1	0	2	FFH
19.2 kHz	11.0592 MHz	1	0	2	FAH
9.6 kHz	11.0592 MHz	0	0	2	FAH
4.8 kHz	11.0592 MHz	0	0	2	F4H
2.4 kHz	11.0592 MHz	0	0	2	E8H
1.2 Hz	11.0592 MHz	0	0	2	D0H
110 Hz	3 MHz	0	0	2	72H
110 Hz	6 MHz	0	0	1	FEE3H

NOTE: CPU clock is the same as f_{OSC} .

Table 12-2. Serial Baud Rate Calculations

Transmission Type	SIO Mode	Baud Rate Formula	Baud rate at 6 MHz
Synchronous	0	$\frac{CPU\ clock\ (1)}{6}$	1 MHz
Asynchronous	1, 3	$\frac{CPU\ clock\ \times\ 2\ BSEL}{12\ \times\ 16\ \times\ [256\ -\ (TDH)]}$	$\frac{31250\ \times\ 2\ BSEL}{[256\ -\ (TDH)]}$
	2	$\frac{CPU\ clock\ \times\ 2\ BSEL}{2\ \times\ 16}$	187.5 kHz (if BSEL = "0") 375 kHz (if BSEL = "1")

NOTE: CPU clock frequency is the same as f_{OSC} .

SERIAL COMMUNICATION FOR MULTIPROCESSOR CONFIGURATIONS

The multiprocessor communication feature allows a "master" S3C8444 to send a multiple-frame serial message to one "slave" device in a multi-S3C8444 configuration (see Figure 12-8). It does this without interrupting other slaves that may be on the same serial line.

This feature can be used only in UART modes 2 or 3. It is most commonly used with mode 2, which runs at 250 kHz without using timer C. (Mode 2 can also run at 500 kHz if you set the BSEL bit in the T1CON register to "1", selecting double baud rate.)

In modes 2 and 3, nine data bits are received. The 9th bit value is written to RB8 (SIOCON.2). Then comes a stop bit. You can program this function so that when the stop bit is received, the serial port interrupt will be activated only if RB8 = "1".

To enable this feature, you must set the multiprocessor communication enable bit in the SIOCON register (MCE, SIOCON.5). If the MCE bit is set to "1", serial data frames received in which the 9th bit is "0" do not generate an interrupt, but simply separate the address from the serial data.

Sample Protocol for Master/Slave Interaction

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that in an address byte, the 9th bit is "1" and in a data byte, it is "0".

An address byte interrupts all slaves so that each slave can examine the received byte and see if it is being addressed. The addressed slave then clears its MCE bit and prepares to receive incoming data bytes. The slaves that were not addressed leave their MCE bits set and continue operating normally while ignoring the incoming data bytes.

While the MCE bit setting has no effect in mode 0, it can be used in mode 1 to check the validity of the stop bit. For a mode 1 reception, if MCE = "1", the receive interrupt will not be activated until a valid stop bit is received.

Setup Procedure for Multiprocessor Communications

The following steps are a general guideline for configuring multiprocessor communications:

1. Set all S3C8444 devices (masters and slaves) to SIO mode 2 or 3.
2. Write all MCE bits of the slave devices to "1".
3. The master device's transmission protocol is as follows:
 - First byte Address which identifies the target slave device (9th bit = "1")
 - Next bytes Data (9th bit = "0")
4. When the targeted slave device receives the first byte, all slaves are interrupted, since the 9th data bit is "1". Each slave must compare the address byte to its own address; the addressed slave then clears its MCE bit.




Figure 12-8. Connection Example for Multiprocessor Serial Data Communications

 **PROGRAMMING TIP — Programming the Serial Port for Mode 0 Operation**

This example shows how to program the S3C8444 serial port to operate in synchronous mode (mode 0). Assume the following program parameters:

- CPU clock frequency = 6 MHz
- Device A is enabled at P2.6 (P2.6 is set to low level)
- Device B is enabled at P2.7 (P2.7 is set to low level)

Program Function Description

One-byte data is transmitted to device A and one-byte data is received from device B. The baud rate of CPU clock/6 (1 MHz) is selected. In other words, bit 7 (BSEL) in the timer module 1 control register T1CON is "0". Now, suppose the following conditions exist:

- Transmit data is in the register labeled 'TRANS'.
- Data which is received from a device is loaded to register 'RECEIVE'.
- The subroutine SIO_T_R is called every 50 ms.


 **PROGRAMMING TIP — Programming the Serial Port for Mode 0 Operation (Continued)**

Figure 12–9. Flowchart for Serial Port Programming Tip (Mode 0)

 **PROGRAMMING TIP — Programming the Serial Port for Mode 0 Operation (Continued)**

START	DI	;	Disable interrupts	
	•		;	System initialization settings
	•			
	•			
	LD	P2CONH,#0A0H		
	LD	P2,#0C0H	;	Set port 0 to output mode; devices A and B are not selected
	LD	SIOCON,#02H	;	Mode 0 select; enable only receive interrupt
	LD	SIOPND,#03H	;	Receive disable
	EI		;	Clear pending bit
	•		;	Enable interrupts
	•			
	•			
MAIN	NOP			
	•			
	•			
	•			
	CALL	JOB	;	Run other job
	•			
	•			
	•			
	CALL	SIO_T_R	;	Run SIO subroutine
	•			
	•			
	•			
	JP	T,MAIN		
	•			
	•			
	•			
TRANS	EQU	50H	;	Transmit data buffer
RECEIVE	EQU	51H	;	Receive data buffer
SIO_T_R	AND	P2,#0BFH	;	Select (enable) device A
	NOP			
	LD	SIO,TRANS	;	TRANS data 1-byte output
	CALL	WAIT100μs		
	OR	P2,#40H	;	Disable device A
	NOP			
	AND	P2,#7FH	;	Select (enable) device B
	OR	SIOCON,#10H	;	Enable receive mode and start receive operation
	RET			
WAIT100 μs	PUSH	R3	;	100-μs delay routine
	LD	R3,#32H		
LOOP	DJNZ	R3,LOOP		
	POP	R3		
	RET			

(Continued on next page)

☞ PROGRAMMING TIP — Programming the Serial Port for Mode 0 Operation (Concluded)

; SIO receive interrupt service routine:

```
SIOINT_R  OR      P2,#80H          ; Disable device B
          AND      SIOCON,#0EFH        ; Receive disable
          LD       RECEIVE,SIO        ; Data restore
          LD       SIOPND,#02H        ; Clear pending bit
          IRET
```

 **PROGRAMMING TIP — Programming the Serial Port for Mode 3 Operation**

This example shows how to program the S3C8444 serial port to operate in 11-bit asynchronous transmit/ receive mode (mode 3). Assume these conditions:

- Main oscillator frequency = 11.0592 MHz
- No multiprocessor communication is required
- Baud rate is 9600 BPS (see formula below)
- SIO mode 3 (11-bit, asynchronous type, is used)
- Timer/counter D overflow output is used as the SIO shift clock
- Timer C is not used in this sample program

Program Function Description

Use this formula to calculate the 9600 BPS baud rate (assume a CPU clock of 11.0592 MHz, T1CON.7 = "0", and TDH = 0FAH):

$$9600 \text{ Baud} = \frac{\text{CPU clock} \times 2^{\text{BSEL}}}{12 \times 16 \times (256 - \text{TDH})}$$

The subroutine SIO_T_R transmits one byte at a time, but received data will be added to SR_SUM when the receive interrupt occurs.

 **PROGRAMMING TIP — Programming the Serial Port for Mode 3 Operation (Continued)**




Figure 12–10. Flowchart for Serial Port Programming Tip (Mode 3)

 **PROGRAMMING TIP — Programming the Serial Port for Mode 3 Operation (Continued)**

```

B_SIO_T EQU 40H ; SIO transmit buffer register
SR_SUM EQU 41H ; Total value of received data
.
.
.
START
.
.
.
LD TDL,#0FAH ; System initialization settings
LD TDH,#0FAH
LD T1MOD,#20H
.
.
.
LD T1CON,#32H ; Load the auto-reload value
LD SIOCON,#0D2H ; Disable the timer counter D gate function
LD SIOPND,#03H ; Select CPU clock /6 (CPU clock = 11.0592 MHz)
EI ; Select auto-reload operating mode (mode 3)
; (Timer C is not used in this program)
; Select normal baud rate
; Disable timer C and D interrupt
; Timer D run enable
; SIO mode 3, multiprocessing bit is low
; Receive enable; 9th transmit bit is low
; RxD interrupt is enabled, TxD interrupt is disabled
; Clear the SIO pending bits
; Enable interrupts
.
.
.

MAIN NOP
.
.
.
CALL JOB1 ; Run job 1
.
.
.
CALL SIO_T ; Run SIO transmit subroutine
CALL JOB2 ; Run job 2
.
.
.
JP T,MAIN
.
.
.

SIO_T LD SIO,B_SIO_T ; Transmit 1-byte data
RET
;
; SIO receive interrupt service routine
SIOINT_R ADD SR_SUM,SIO ; Add receive data to SR_SUM
LD SIOPND,#02H ; Clear receive interrupt pending bit
IRET

```

13 PWM and CAPTURE

OVERVIEW

The S3C8444 pulse width modulation (PWM) unit has the following components:

- 16-bit counter
- 2-bit prescaler
- Two 8-bit comparators
- Two 8-bit PWM data registers (PWM0, PWM1)
- PWM control register (PWMCN)
- PWM counter overflow interrupt (IRQ1, vector B8H)
- Two PWM output pins (PWM0, PWM1)

An 8-bit capture unit is included in the PWM module. The capture unit is controlled by PWMCN register settings. It has the following components:

- 8-bit capture register (PWMCAP)
- Capture input pin (P3.6 /CAP, pin 30)
- Capture input interrupt (IRQ1, vector BAH)

PWM CONTROL REGISTER (PWMCN)

The control register for the PWM module, PWMCN, is located at register address FCH in set 1, bank 1. A reset clears the PWMCN register to '00H'.

See Figure 13-1 for an overview of PWMCN control functions.




Figure 13-1. PWM/Capture Module Control Register (PWMCN)

PWM FUNCTION DESCRIPTION

The PWM counter is a 16-bit incrementing counter. To start the counter and enable the PWM module, you set bit 5 (ECTR) of the PWMCN register to "1". If the counter is stopped, it retains its current count value; when restarted, it resumes counting from the retained count value.

A 2-bit prescaler controls the clock input frequency to the PWM counter. Using prescaler bit settings, you can divide the input clock by one (non-divided), two, three, or four. The prescaler output is the clock frequency of the PWM counter.

The PWM counter overflows when it reaches FFFFH, and then continues counting from zero. If the PWM counter overflow interrupt is enabled, an IRQ1 interrupt (vector B8H) is generated. The interrupt enable bit is bit 4 in the PWMCN register (PWMINT).

The PWM0 data register, called PWM0, is located in set 1, bank 1, address FEH. The PWM1 data register, PWM1, is in set 1, bank 1, at address FDH. Both data registers are read-write addressable. By loading specific values into the respective data registers, you can modulate the pulse width at the corresponding PWM output pins, PWM0 and PWM1. The two 8-bit PWM circuits function identically: Each has its own 8-bit data register and 8-bit comparator, and comparing its unique data register value to the lower 8-bit value of the 16-bit PWM counter.

The level at the output pins toggles high and low at a frequency equal to the counter clock, divided by 256 (2^8). The duty cycle of the PWM0 and PWM1 pin ranges from 0% to 99.6%, depending on the corresponding data register value.

To determine the PWM circuit's duty cycle, its 8-bit comparator sends the output level high ("1") when the data register value is greater than the lower 8-bit count value. (The output level is low ("0") when the data register value is less than or equal to the lower 8-bit count value.) The output level at the PWM0 and PWM1 pins remains at low level for the first 256 counter clocks. Then, each PWM waveform is repeated continuously, at the same frequency and duty cycle, until one of three events occurs:

- The counter is stopped
- The counter clock frequency is changed
- A new value is written to the PWM data register




Figure 13–2. PWM Output Waveform and Timing Diagram

STAGGERED PWM OUTPUTS

The PWM0 and PWM1 outputs are staggered in order to reduce the overall noise level on the pulse width modulation circuits. If you load the same value to both PWM data registers, a match condition (data register value = lower 8-bit count value) occurs on the same clock cycle for both PWM circuits.

In this case, only the PWM0 output will be toggled high on the clock edge following the match signal. The PWM1 output is delayed by two counter clock cycles, and so on for subsequent clocks (see Figure 13-3).




Figure 13-3. PWM0 and PWM1 Output Delay




Figure 13–4. PWM/Capture Module Functional Block Diagram

PROGRAMMING TIP — Programming the PWM Module to Sample Specifications

This example shows you how to program the 8-bit pulse-width modulation (PWM) module, assuming the following parameters:

- The oscillation frequency of the main crystal is 6 MHz
- PWM0 data is in working register R0
- PWM1 data is in working register R1

The sample program performs these actions:

1. Set the PWM1 frequency to 11.719 kHz

2. If R0F.0 = "1", then

```
PWM0 ← PWM0 + 1H
PWM1 ← PWM1 + 2H
```

Else

```
PWM1 ← PWM1 - 1H
```

•
•
•

SB1		;	Select bank 1	
LD	PWMCON,#60H	;	P.S. ← '01B' (Select 11.719 kHz PWM frequency)	
CLR	PWM0	;	Enable the PWM counter (start PWM); disable interrupt	
CLR	PWM1	;	Clear PWM0 data register	
SB0		;	Clear PWM1 data register	
		;	Select bank 0	
		•		
		•		
		•		
SB1		;	Select bank 1	
BTJRT	AA1,R0F.0	;		
DEC	PWM1	;	PWM1 ← PWM1 - 1	
JR	t,AA2	;		
AA1:	INC	PWM0	;	PWM0 ← PWM0 + 1
	INC	PWM1	;	PWM1 ← PWM1 + 1
	INC	PWM1	;	PWM1 ← PWM1 + 2
AA2:	NOP			
		•		
		•		
		•		

DATA CAPTURE UNIT

An 8-bit data capture unit is integrated with the PWM module. The capture unit detects incoming signal edges and can also be used to measure the pulse width of the incoming signals.

The capture unit captures the upper 8-bit value of the 16-bit counter when a signal edge transition is detected at the CAP pin. The captured value is then dumped into the PWMCAP register (set 1, bank 1, FFH) where it can then be read. By manipulating bits 0 and 1 (CAP0, CAP1) of the PWMCON register, you can set edge detection at the CAP pin for rising edges, falling edges, or both signal edge types.


Signal edges captured at the CAP pin can also be used to generate an interrupt. Bit 3 (CAPINT) in the PWMCON register is the capture interrupt enable bit. The capture interrupt is level 1 (IRQ1) in the S3C8444 interrupt structure; its vector address is BAH. Level IRQ1 has two interrupts: the PWM overflow interrupt (vector B8H) and the capture interrupt (vector BAH). The PWM overflow interrupt always has higher priority.

Using the capture interrupt, capture register contents can be read from edge to edge and the elapsed time between pulses calculated.

PROGRAMMING TIP — Programming the Capture Unit to Sample Specifications

This example shows you how to program the S3C8444 capture unit, assume the following parameters:

- The main oscillator frequency is 6 MHz
- Timer A interrupt occurs every 2 ms
- The following waveform is being input at the CAP pin:



- The following registers are assigned for program values:

Register 70H	First captured count value
Register 71H	Second captured count value
Register 72H	Third capture count value
Register 73H	Down-counter that is decremented by one at each timer A interrupt
Register 74H	Capture counter
Register 77H	Flags

Additional sample program information:

1. If $4.35 \text{ ms} < t_H, t_L < 4.6 \text{ ms}$, then set bit zero (LDR) in register 77H; otherwise clear the zero bit (LDR) in register 77H.
2. If the interval between two rising signal edges (capture trigger) is $> 30 \text{ ms}$, disregard the capture setting.




Figure 13–5. Decision Flowchart for Capture Unit Programming Tip




Figure 13–6. Decision Flowchart for Capture Unit Interrupt (Continued)

 **PROGRAMMING TIP — (Continued)**

```

    .
LDR    EQU      0
FLAG   EQU      7
CAPCNT EQU      4
DWNCNT EQU      3
    .
    .
    .
CLR    PP       ; Select page 0
LD     T0CON,#56H ; PS ← 5, interval mode, enable timer A interrupt
LD     TADATA,#01H ; For 2-ms interval (6 MHz /1000 ÷ 6 ÷ 2 = 0.5 kHz
                  ; = 2 ms)
    .
    .
    .
JOB    SRP0    #70H      ; RP0 ← 70H
SB1
CP     RDWNCNT,#00H ; Down-counter = "0"?
JP     NE,MAIN    ; If not zero, then jump to MAIN
BITR   R7.FLAG   ; Clear the 'FLAG'
LD     PWMCON,#0AAH ; Capture A ← enable interrupt, trigger on rising edges
SB0
MAIN
    .
    .
    .
JP     T,JOB    ; For looping
    .
    .
    .
TAINT PUSH    PP       ; Save page pointer
PUSH    RP0     ; Save register pointer 0
SRP0   #70H     ; RP0 ← 70H
CP     RDWNCNT,#00H ; R3 (down-counter) = "0"?
JP     EQ,TA1   ; If not zero, then decrement R3 by 1
DEC    RDWNCNT
TA1
    .
    .
    .
POP    RP0     ; Restore register pointer 0
POP    PP      ; Restore page pointer
IRET
    .
    .
    .

```

(Continued on next page)

 **PROGRAMMING TIP — (Concluded)**

CAPINT	PUSH	PP	
	PUSH	RP0	; Back up the PP and RP0
	SRP0	#70H	; RP0 ← 70H
	SB1		
	INC	RCAPCNT	; Increment the capture counter
	BTJRT	CAPTURE1,R7.FLAG	
	BITS	R7.FLAG	
	CLR	RCAPCNT	; Clear capture counter
	LD	RDWNCNT,#0FH	; Down-counter ← 15 (for counting 30 ms)
	LD	R0,PWMCAP	; R0 ← First captured count value
			; PWMCAP = FFH, set 1, bank 1)
	LD	PWMCON,#0A9H	; Enable trigger on both rising and falling edges
	SB0		
CAPRTN	POP	RP0	
	POP	PP	; Restore the PP and RP0 values
	IRET		
CAPTURE1	CP	RCAPCNT,#01H	
	JP	NE,CAPTURE2	
	LD	R1,PWMCAP	; R1 ← Second captured count value
	JR	T,CAPRTN	
CAPTURE2	CP	RCAPCNT,#02H	; CAPCNT = 02H?
	JP	EQ,CAPTURE3	
CAPTURE4	BITR	R7.LDR	; Clear the LDR bit in R7
CAPTURE5	LD	PWMCON,#0A0H	; Disable the capture unit
	JR	T,CAPRTN	
CAPTURE3	LD	R2,PWMCAP	; R2 ← Third capture count value
	SUB	R2,R1	; R2 ← (Third capture value – second capture value)
	SUB	R1,R0	; R1 ← (Second capture value – first capture value)
	CP	R1,#24H	; 24H = 4.6 ms
	JP	UGT,CAPTURE4	; If high signal period > 4.6 ms, then go to CAPTURE4
	CP	R2,#24H	
	JP	UGT,CAPTURE4	; If low signal period > 4.6 ms, then go to CAPTURE4
	CP	R1,#22H	; 22H = 4.35 ms
	JP	ULT,CAPTURE4	; If high signal period < 4.35 ms, then go to CAPTURE4
	CP	R2,#22H	
	JP	ULT,CAPTURE4	; If low signal period < 4.35 ms, then go to CAPTURE4
	BITS	R7.LDR	; Set bit 'LDR'
	JP	T,CAPTURE5	; Jump to CAPTURE5 unconditionally
	•		
	•		
	•		

14

ANALOG-TO-DIGITAL CONVERTER

OVERVIEW

The 8-bit A/D converter (ADC) module uses successive approximation logic to convert analog levels entering at one of the eight input channels to equivalent 8-bit digital values. The analog input level must lie between the AVREF and AVSS values. The A/D converter has the following components:

- Analog comparator
- Successive approximation register
- D/A converter logic (resistor ladder type)
- ADC control register (ADCON)
- Eight multiplexed analog data input pins (ADC0–ADC7)
- 8-bit A/D conversion data output register (ADOUT)
- 8-bit digital input register (ADIN; alternately, input port 7)
- AVREF and AVSS input pins

To initiate an analog-to-digital conversion procedure, you write the SCH bits in the A/D converter control register ADCON to select one of the eight analog input pins (ADC_n, n = 0–7). The read-write ADCON register is located in set 1, bank 1, at address FBH.

During a normal conversion, you initially set the successive approximation register to 80H (the approximate half-way point of an 8-bit register). This register is then updated automatically during each conversion step. The KS88C4116 performs 8-bit conversions for one input channel at a time. You can dynamically select different channels by manipulating the SCH bit value (SCH0–SCH2) in the ADCON register.

The A/D conversion process requires 24 steps (24 clock edges) to convert each bit. Therefore, a total of 192 clocks are required to complete an 8-bit conversion: With an 8 MHz CPU clock frequency, one clock cycle is 125 ns. If each bit conversion requires 24 clocks, the conversion rate is calculated as follows:

$$125 \text{ ns} \times 24 \text{ clocks} \times 8 \text{ bits} = 192 \text{ clocks, or } 24 \mu\text{s at 8 MHz}$$

The digital result is then dumped into the output register ADOUT (set 1, bank 1, FAH) and the A/D converter unit enters an idle state. Since the A/D unit does not generate an interrupt to signal a completed conversion, you must first read out the contents of ADOUT before another conversion is initiated. Otherwise, the previous result will be overwritten.

NOTE

Because the A/D converter has no sample-and-hold circuitry, it is very important that fluctuation in the analog level at the ADC0–ADC7 input pins during a conversion procedure be kept to an absolute minimum. Any change in the input level, perhaps due to noise, will invalidate the result.

USING A/D PINS FOR STANDARD DIGITAL INPUT

You can also use the A/D unit as a standard digital input port, port 7 (see Figure 14–1). The ADC0–ADC7 share pin names are P7.0–P7.7, respectively. Incoming port 7 data values are read directly from the 8-bit digital input register ADIN, located in set 1, bank 1 at address F9H.




Figure 14–1. A/D Converter Functional Block Diagram

A/D CONVERTER CONTROL REGISTER (ADCON)

The A/D converter control register, ADCON, is located at address FBH in set 1, bank 1. Only bits 4–7 are used in the S3C8444 implementation. ADCON is read-write addressable using 1-bit or 8-bit instructions. It has two functions:

- Bits 4, 5, and 6 (SCH0–SCH2) are used to select the analog data input pin
- Bit 7 is a test bit for factory use only

After a reset, the ADC0 pin (pin number 41) is automatically selected as the analog data input pin, and the test bit is turned off. (The test bit should always remain cleared to "0".)

You can select only one analog input channel at a time. Other analog input pins (ADC0–ADC7, pins 41, 43, 44, and 46–49) can be selected dynamically by manipulating the SCH bits.




Figure 14–2. A/D Converter Control Register (ADCON)

INTERNAL A/D CONVERSION PROCEDURE

1. To enable the A/D converter for incoming analog data, you select one of the eight analog data input pins (ADC0–AD7) by writing the appropriate value to the ADCON register bits SCH0–SCH2.
2. Analog data can then be input within the acceptable voltage range (between AV_{SS} and AV_{REF}).
3. If input voltage > first reference voltage (1/2 AV_{REF}), the first conversion output is "1"; If input voltage < first reference voltage (1/2 AV_{REF}), the first conversion output is "0".
4. The operation described in step 3 is then repeated eight times.
5. After 192 clocks (24 μ s with an 8-MHz CPU clock) have elapsed, the converted digital values are loaded to the lower nibble of the output buffer ADOUT (set 1, bank 1, FAH) and the ADC module goes into an idle state.

NOTE

During the 192-clock conversion time, the EOC bit value in the ADCON register is "0". When the 8-bit conversion is completed, the EOC bit value is automatically set to "1". This makes it possible to monitor the progress of A/D conversions internally by software.

6. You can now read the converted digital value from the ADOUT register.
7. To perform another conversion, execute steps 1–7 again.

INTERNAL REFERENCE VOLTAGE LEVELS

In the ADC function block, the analog input voltage level is logically compared to a reference voltage. For the S3C8415, the analog input level must be within the range AV_{SS} to AV_{REF}, where AV_{REF} = V_{DD}. Different reference voltage levels are generated internally along the resistor tree during the analog conversion process for each conversion step. The reference voltage level for the first bit conversion is always 1/2 AV_{REF}.

☞ PROGRAMMING TIP — Sample A/D Conversion Program


This example show you how to program the A/D converter module. The program specifications are as follows:


- An A/D conversion operation occurs for each of the eight analog input channels. The value at the selected channel will be converted four times. The maximum and minimum conversion values are ignored; the result is the average of the remaining two values.
- The conversion result for each input channel will be loaded to ADC_0 through ADC_7.

The program conditions are:

- CPU clock = 8 MHz (conversion time is 24 μ s /bit)
- V_{DD} = 5 V, AV_{REF} = V_{DD} , AV_{SS} = GND
- ADC input = 0 V to 5 V
- Use the register ADC_REG+AD_CHNL (57H) to select a specific input channel before calling the conversion subroutine for that channel.

For a decision flow diagram of this sample program, see Figure 14-3.

 **PROGRAMMING TIP — Sample A/D Conversion Program (Continued)****Figure 14–3. Decision Flow for A/D Converter Programming Tip**

 **PROGRAMMING TIP — Sample A/D Conversion Program (Continued)****Figure 14–3. Decision Flow for A/D Converter Programming Tip (Continued)**

 **PROGRAMMING TIP — Sample A/D Conversion Program (Continued)**

```

ADC_REG EQU 50H ; Page 0, 50H–57H is the working register area
AD_CHNL EQU 7 ; Target channels are ADC0–ADC7

ADC_0 EQU 58H ; A/D conversion result goes to these locations:
ADC_1 EQU 59H
ADC_2 EQU 5AH
ADC_3 EQU 5BH
ADC_4 EQU 5CH
ADC_5 EQU 5DH
ADC_6 EQU 5EH
ADC_7 EQU 5FH

AD_CONVERTER
    PUSH  PP
    PUSH  RP0
    PUSH  RP1

    CLR   PP ; Select page 0
    SRP   #ADC_REG
    SB1

    CALL  AD_CONV ; Start 1st conversion
    LD    R0,R6

    CALL  AD_CONV ; Start 2nd conversion
    CP    R6,R0
    JR    ult,AD_00
    LD    R1,R0 ; R6 ≥ R0
    LD    R0,R6
    JR    t,AD_10

AD_00: LD    R1,R6 ; R6 < R0

AD_10: CALL  AD_CONV ; Start 3rd conversion
    CP    R6,R0
    JR    ult,AD_11
    LD    R2,R1 ; R6 ≥ R0
    LD    R1,R0
    LD    R0,R6
    JR    t,AD_20

AD_11: CP    R6,R1
    JR    ult,AD_12
    LD    R2,R1 ; R6 ≥ R0
    LD    R1,R6
    JR    t,AD_20

AD_12: LD    R2,R6 ; R6 < R1

```

(Continued on the next page)

 **PROGRAMMING TIP — Sample A/D Conversion Program (Concluded)**

```

AD_20:  CALL      AD_CONV          ; Start 4th conversion
        CP       R6,R0
        JR      ult,AD_21
        LD       R3,R2          ; R6 ≥ R1
        LD       R2,R1
        LD       R1,R0
        LD       R0,R6
        JR      t,AD_30
AD_21:  CP       R6,R1
        JR      ult,AD_22
        LD       R3,R2          ; R6 ≥ R1
        LD       R2,R1
        LD       R1,R6
        JR      t,AD_30
AD_22:  CP       R6,R2
        JR      ult,AD_23
        LD       R3,R2          ; R6 ≥ R2
        LD       R2,R6
        JR      t,AD_30
AD_23:  LD       R3,R6          ; R6 < R2

AD_30:  CLR      R0
        ADD      R1,R2
        ADC      R0,#0H
        DIV      RR0,#2H

        LD      #ADC_0[AD_CHNL],R1 ; Final result
        SB0
        RET      ; End of AD_CONVERTER routine

AD_CONV: LD      ADCON,R7          ; Start A/D conversion!
AD_WAIT: LD      R6,ADCON
        BTJRF  AD_WAIT,R6.3       ; Is the conversion finished?
        NOP
        LD      R6,ADOUT         ; Yes.
        RET      ; Load converted data to output register

```

15 EXTERNAL INTERFACE

OVERVIEW

The SAM8 architecture supports an external memory interface. Program and data memory areas in external devices can be accessed over the 16-bit multiplexed address/data bus. Instruction code can be fetched, or data read, from external program memory space. If the external program memory is implemented in a RAM-type device, program code or data can also be written to external program memory.

The S3C8444 microcontroller has a total of 80 pins, 64 of which are for programmable I/O. Of these 64 I/O pins, up to 22 can be configured as an external interface that supports access to external memory and other peripheral devices.

Since memory addresses that are carried over the address/data bus are 16 bits long, up to 64 K bytes of memory space can be addressed. 4 K bytes of program memory are always located in the on-chip ROM; the remaining 60 K bytes of program memory can be implemented externally. Or, the entire 64-Kbyte data memory can be implemented externally using the ROM-less operating mode.

External data memory can be separated from the external program memory address space. PM output remains low respectively when instructions are being fetched or when accessing the external program memory address space; DM output goes low whenever an external data memory location is addressed. In this way, external accesses to program memory and data memory are handled separately by the 16-bit address/data bus.

To access external devices, you must first configure specific I/O ports as the external interface. Port 1 pins are configured as a multiplexed address/data bus (AD0-AD7), providing address lines A0-A7 and data lines D0-D7. Port 0 can be configured on a nibble basis to provide up to eight more address lines (A8-A15).

Address and data traffic is controlled by the address strobe (AS, AS), data strobe (DS) and memory read/write signal (MR,MW). These bus control lines are configured to port 2 pins P2.0-P2.3/P2.4-P2.5 by bit settings in the low/high-byte port 2 control register, P2CONL/P2CONH. In addition, P3.7 can be used as an input line for WAIT signals being generated by an external device over the external bus.

You program the external interface by manipulating port control registers, and two system control registers: the system mode register (SYM) and the external memory timing register (EMT). The most significant bit of the SYM register is the enable bit for the 3-state external interface. When 3-stating is enabled, the lines of the external interface 'float' for multiprocessor applications which require a shared external bus. The EMT register controls wait timing for external program and data memory accesses and selection of an internal or external stack area.




Figure 15-1. S3C8444 Pin Functions for the External Interface

CONFIGURATION OPTIONS FOR EXTERNAL PROGRAM MEMORY

Program memory (ROM) stores program code and table data. Instructions can be fetched, or data read, from ROM locations. The S3C8444 has 4 K bytes internal mask-programmable ROM (locations 0H-FFFH). You will recall that the SAM8 dual bus architecture can address up to 64 K bytes of program memory. Using the external interface, you can configure additional program memory space externally for applications that require more than the 4-Kbyte internal masked ROM. There are two ways to configure external program memory:

Option 1: Configuring the Remaining 60-Kbytes of Program Memory Externally

In order to access the 60-Kbyte program memory area, the internal 4-Kbyte ROM must contain the initialization routine for configuring the external interface. The routine must also jump out of the 4-Kbyte space into the external program memory address range (1000H-FFFFH). For this reason, it is always necessary for the internal 4-Kbyte ROM area to be mask-programmed.

Option 2: Using ROM-less Mode to Configure 64-Kbytes of Program Memory Externally

Since the cost of configuring 60-Kbytes or 64-Kbytes of external ROM is generally the same, option 2 will generally be chosen if external program memory is required. To configure the entire 64-Kbyte ROM address range externally, you must use ROM-less operating mode. This is done by applying 5 V to the EA pin (pin 65). You will recall that the S3C8444 operates in normal (4-Kbyte internal ROM) mode when 0 V is applied to the EA pin.

In ROM-less mode, the internal ROM is disabled and the external memory interface is automatically configured whenever a reset occurs. 5 V must be applied to the EA pin at initialization and must remain at the 5-volt level during operation. Similarly, the automatically configured external memory interface settings must not be changed during normal operation. Otherwise, the external interface may be disabled.

Since the internal 4-Kbyte ROM is not used when option 2 is selected, the on-chip ROM does not need to be mask-programmed for ROM-less S3C8444 applications.




Figure 15-2. S3C8444 Program Memory (Normal Operating Mode)




Figure 15-3. S3C8444 Program Memory (ROM-less Operating Mode)

EXTERNAL INTERFACE CONTROL REGISTERS

This subsection presents an overview of the S3C8444 system registers which are used to configure and control the external peripheral interface:

- System mode register (SYM, R222, DEH, set 1)
- External memory timing register (EMT, R254, FEH, set 1, bank 0)
- Port 0 control register (P0CON, R240, F0H, set 1, bank 0)
- Port 1 control register (P1CON, R241, F1H, set 1, bank 0)
- Port 2 low-byte control register (P2CONL, R243, F3H, set 1, bank 0)
- Port 2 high-byte control register (P2CONH, R242, F2H, set 1, bank 0)

Detailed descriptions of each of these registers can be found in Part I, Section 4, "Control Registers."

SYSTEM MODE REGISTER (SYM)

The system mode register SYM controls interrupt processing and also contains the enable bit (bit 7) for the 3-state external memory interface.

SYM is located at address DEH in set 1, and can be read or written by 1-bit and 8-bit instructions. When 3-stating is enabled, the lines of the external memory interface 'float' in a high-impedance state. 3-stating is commonly used in multiprocessing applications that require a shared external bus.




Figure 15–4. System Mode Register (SYM)

EXTERNAL MEMORY TIMING REGISTER (EMT)

The external memory timing register EMT is used to control bus-related operations for the external interface. Functions that are controlled by EMT bit settings are as follows:

EMT Bit(s)	Control Function
.7	External hardware WAIT function
.6	Slow memory timing enable
.5 and .4	Program memory wait cycle function
.3 and .2	Data memory wait cycle function
.1	Stack area selection (internal/external)

A reset clears the external WAIT function and stack area selection bits to "0". This disables the external peripheral WAIT function and selects the internal register file as the system stack area. Additionally, the program memory and data memory wait functions are both set to 3 wait cycles, which means that program execution time is slowed by a factor of two.




Figure 15–5. External Memory Timing Control Register (EMT)

PORT 0 CONTROL REGISTER (P0CON)

The port 0 control register P0CON (F0H, set 1, bank 0) controls the upper and lower nibble configuration for port 0 pins. When P0CON bit 7 = "1", the upper nibble pins P0.7-P0.4 are configured as lines for the external memory interface. When P0CON bit 3 = "1", the lower nibble pins P0.3-P0.0 are configured for external memory. After a reset, P0CON is cleared to 00H. Bits 7 and/or 3 must then be set to "1" by program software to enable the external memory interface function for port 0.

When using the S3C8444 in ROM-less mode, the port 0 external interface settings are configured automatically by a reset operation, assuming that 5 volts is being applied to the EA pin.

PORT 1 CONTROL REGISTER (P1CON)

The port 1 control register P1CON (F1H, set 1, bank 0) functions identically to the P0CON register, except that it controls the upper and lower nibble configuration for port 1 pins: P1.7-P1.4 and P1.3-P1.0, respectively. P1CON is also cleared to 00H by a reset.

When the S3C8444 is used in ROM-less mode, the port 1 external interface settings are configured automatically by a reset, assuming the EA pin is at high level (5 V is being applied).

PORT 2 CONTROL REGISTER, (P2CONL,P2CONH)

The pins of I/O port 2, P2.5-P2.0, can alternately be used as lines for the signal outputs that are required to control the activity of the multiplexed external memory interface bus. You manipulate the bit-pairs in the control register, P2CONL (F3H, set 1, bank 0) and P2CONH(F2h set1,bank0) to configure the pins individually for general-purpose use or as external memory bus control lines. If the external memory interface is implemented, you must configure all six pins as memory lines. When bit pairs 7/6, 5/4, 3/2, and 1/0 are set to '11B', the corresponding memory signal outputs are activated:

Bit-Pair	Pin	Symbol	Function
3/2	P2.5	PM	Program memory pin
1/0	P2.4	MR	Memory read signal
7/6	P2.3	DM	Data memory pin
5/4	P2.2	MW	Memory write signal
3/2	P2.1	DS	Data strobe
1/0	P2.0	AS	Address strobe

In normal operating mode, a reset operation clears P2CONL and P2CONH to 00H, configuring P2.5-P2.0 as normal Schmitt trigger input pins. When the S3C8444 is used in ROM-less mode, the port 2 external interface settings are configured automatically by a reset (assuming the EA pin is high level).

HOW TO CONFIGURE THE EXTERNAL INTERFACE

The 3-state external memory interface is enabled or disabled by manipulating bit 7 of the system mode register SYM (R222, DEH). A reset clears SYM.7 to logic zero, disabling the high impedance levels of the interface bus lines and enabling the external interface.

CONFIGURING SEPARATE EXTERNAL PROGRAM AND DATA MEMORY AREAS

External program and data memory can be addressed either as a single combined memory space or as two separate spaces. If the program and data memory spaces are to be separated, this must be implemented logically by configuring the data memory select signal (DM) output pin. The DM pin's state goes active low to select data memory when one of the following instructions is executed:

- LDE (Load external data memory)
- LDED (Load external data memory and decrement)
- LDEI (Load external data memory and increment)
- LDEPD (Load external data memory with pre-decrement)
- LDEPI (Load external data memory with pre-increment)

If the stack area select bit in the EMT register (EMT.1) is set to "1", the system stack area is configured externally to the S3C8444. In this case, the DM signal also goes active low whenever a CALL, POP, PUSH, RET, or IRET instruction is executed.

USING AN EXTERNAL SYSTEM STACK

SAM8 microcontrollers use the system stack to implement subroutine calls and returns, for interrupt processing, and for dynamic data storage. Stack operations are supported in either the internal register file or in externally configured data memory.

The PUSH and POP instructions support external system stack operations. The instructions PUSHUI, PUSHUD, POPUI, and POPUD support user-defined stack operations in the register file only.

After a reset, the stack pointer value is undetermined. For external stack operations, a 16-bit stack pointer value (in other words, both SPL and SPH) must be used.

An external stack holds return addresses for procedure calls and interrupts, as well as dynamically-generated data. The contents of the PC are saved on the external stack during a CALL instruction and restored during a RET instruction. During interrupts, the contents of the PC and the FLAGS register are saved on the external stack and then restored by the IRET instruction.

To select the external stack area option, bit 1 in the external memory timing register (EMT, FEH, set 1, bank 0) must be set to logic one. The instruction used to change the stack selection bit in the EMT register should not be immediately followed by an instruction that uses the stack, since this will cause indeterminate program flow. Also, interrupts should be disabled with a DI instruction before changing the stack selection bit.

Table 15–1. Control Register Overview for the External Memory Interface

Register	Location	Bit (s)	Description
SYM	DEH	7	External 3-state interface enable bit
EMT	FEH	1	External/internal stack selection control bit
		3, 2	Data memory wait time control bits
		5, 4	Program memory wait time control bits
		6	Slow memory timing control bit
		7	External hardware WAIT signal input enable bit
P0CON	F0H	3	If "1", enable port 0 pins P0.0-P0.3 for external memory interface
		7	If "1", enable port 0 pins P0.4-P0.7 for external memory interface
P1CON	F1H	3	If "1", enable port 1 low nibble pins (P1.0-P1.3) for external memory interface
		7	If "1", external memory interface enable for port 1 high nibble pins (P1.4-P1.7)
P2CONH	F2H	1,0	If both "1", memory read (MR) enabled at P2.4
		3,2	If both "1", program memory signal (PM) enabled at P2.5
P2CONL	F3H	1, 0	If both "1", address strobe (AS) enabled at P2.0
		3, 2	If both "1", data strobe (DS) enabled at P2.1
		5, 4	If both "1", memory write signal (MW) enabled at P2.2
		7, 6	If both "1", data memory signal (DM) enabled at P2.3
P3CONH	F4H	7, 6	External WAIT signal function when P3.7 is set to input mode

NOTE: When the S3C8444 is used in ROM-less mode (that is, when the EA pin is high (5V), a reset automatically sets the external interface pins for ports 0, 1, and 2 shown in the table above to "1". Access to the internal ROM is disabled, and the entire 64-Kbyte memory address range is addressed externally over the automatically configured external memory interface.

Table 15–2. External Interface Control Register Values After a RESET (Normal Mode)

Register Name	Mnemonic	Address		Bit Values After RESET (EA Pin is Low)							
		Dec	Hex	7	6	5	4	3	2	1	0
System Mode Register	SYM	R222	DEH	0	-	-	x	x	x	0	0
Port 0 Control Register	P0CON	R240	F0H	0	0	0	0	0	0	0	0
Port 1 Control Register	P1CON	R241	F1H	0	0	0	0	0	0	0	0
Port 2 Control Register (High Byte)	P2CONH	R242	F2H	0	0	0	0	0	0	0	0
Port 2 Control Register (Low Byte)	P2CONL	R243	F3H	0	0	0	0	0	0	0	0
Port 3 Control Register (High Byte)	P3CONH	R244	F4H	0	0	0	0	0	0	0	0
External Memory Timing Register	EMT	R254	FEH	0	1	1	1	1	1	0	0

NOTE: A dash (–) indicates that the bit is not mapped; an 'x' means that the value is undefined after a RESET.

Table 15–2. External Interface Control Register Values After a RESET (ROM-less Mode)

Register Name	Mnemonic	Address		Bit Values After RESET (EA Pin is Low)							
		Dec	Hex	7	6	5	4	3	2	1	0
Port 2 Control Register(High Byte)	P2CONH	R242	F2H	0	0	0	0	1	1	1	1
Port 2 Control Register (Low Byte)	P2CONL	R243	F3H	1	1	1	1	1	1	1	1

NOTE: In ROM-less operating mode, a reset initializes all external interface control registers to their normal reset values, with the exception of P2CONL and P2CONH. All P2CONL bits and P2CONH bit0-3 are set to logic one (FFH). This automatically configures port 2 pins P2.0-P2.5 as bus control signal lines for the external interface.

EXTERNAL BUS OPERATIONS

Typical data transfer timings for read and write cycles between the S3C8444 and an external memory location are shown in Figures 15–5 and 15–6. The number of machine cycles required for external memory operations can vary from 6 to 12 external clock cycles, depending on the type of operation being performed.

The notation used to describe basic timing periods in these figures are machine cycles (M_n), timing states (T_n), and clock periods. All timing references are made with respect to the address strobe (AS) and the data strobe (DS). The clock waveform is shown for clarification only and does not have a specific timing relationship to the other signals.

Shared Bus Feature

Port 0, port 1, and port 2 pins (if configured as additional address lines), can be placed in a high impedance state, allowing the S3C8444 to share common resources with other bus masters. This feature is necessary for multiprocessor or related applications which required two or more devices to share the same external bus.

The 3-state memory interface enable bit in the system mode register (SYM.7) controls this function. When SYM.7 = "1", the 3-state function is enabled, the external interface lines are all set to high impedance, and control of the external bus is put under software control.




Figure 15–6. S3C8444 External Bus Write Cycle Timing Diagram




Figure 15–7. S3C8444 External Bus Read Cycle Timing Diagram

EXTENDED BUS TIMING FEATURES

The SAM8 can accommodate slow memory access and cycle times by three different methods that give the user much flexibility in the types of memory available.

Software Programmable Wait States

The SAM8 can stretch the Data Strobe (DS) timing automatically by adding one, two, or three control and applies only to external memory cycles. Internal memory cycles still operate at the maximum rate.

The software has independent control over stretched Data Strobe for external memory (i.e., the software can set up one timing for program memory and a different timing for data memory). Thus, program and data memory may be made up of different kinds of hardware chips, each requiring its own timing.

Slow Memory Timing

Another feature of the SAM8 that is useful in interfacing with slow memories is the Slow Memory Timing option. When this option is enabled, the normal external memory timing is slowed by a factor of two (bus clock = CPU clock divided by two). All memory times for set-up, duration, hold, and access times are essentially doubled.

This feature can also be used with the programmed automatic wait states can still be used to stretch the Data Strobe time by one, two, or three internal clock times (not two, four, or six) when Slow Memory Timing is enabled.

Hardware Wait States

Still another SAM8 feature is an optional external WAIT input using port pin P3.7. The WAIT input function can be used with either or both of the above two features. Thus the Data Strobe width will have a minimum value determined by the number of programmed wait states selected and/ or by Slow Memory Timing.

The WAIT input provides the means to stretch it even further. The WAIT input is sampled each internal clock time and, if held low, can stretch the Data Strobe by adding one internal clock period to the Data Strobe time for an indefinite period of time.

All of the extended bus timing features are programmed by writing the appropriate bits in the External Memory Timing register.

Table 15–3. S3C8444 External Memory Interface Signal Descriptions

Signal Name	Symbol	Pin	Active Level	Description
Address strobe	AS	19	Low	An address strobe is pulsed once at the start of each machine cycle. Addresses for external program memory or data memory transfers are output at ports A and AD at the trailing edge of AS.
Data strobe	DS	18	Low	The data strobe provides the timing signal for each external memory data transfer to or from port 1.
Read	MR	15	Low	MR determines the data transfer direction for external memory operations.
Write	MW	17	Low	MW is low when writing to external program memory or data memory locations, and is high for all other operations.
Memory select	DM	16	Low	When it is low, DM selects data memory.
	PM	14	Low	When it is low, PM selects program memory.
External hardware wait signal	WAIT	31	Low	This pin is sampled at each rising edge of the CPU clock. If it is held low, it can "stretch" the data strobe indefinitely by adding one clock period to the DS valid time.

NOTE: If bit 7 of the SYM register is high level, and assuming the external memory interface is configured, the AS, DS, MR, MW and DM signals, as well as port 0 and port 1, will be set to high impedance state. This causes the external interface signals to 'float.'

ADDRESS AND DATA STROBES

Address Strobe (AS)

All external memory transactions start when the S3C8444 drives the address strobe (AS) active low and then sends it high. The leading edge of the address strobe validates the read and write line (MW, MR), the data memory line (DM), and addresses that are output at ports A and AD.

Addresses output at port 1 remain valid only during the T1 phase of a machine cycle and typically need to be latched using AS. Port 0 address outputs remain stable throughout the machine cycle (T1–T3).

Data Strobe (DS)

The S3C8444 uses the data strobe (DS) to time the actual transfer of data over the external memory interface.

For a write operation (MW = "0"), a DS low signal indicates that valid data is on the port 1 AD0–AD7 lines. For a read operation (MR = "0") the address/data bus is placed in a high impedance state before driving the data strobe active low so that the addressed device can put its data on the bus. The S3C8444 then samples this data before it sends the data strobe high.




Figure 15–8. External Interface Function Diagram (S3C8444, SRAM, EPROM, EEPROM)




Figure 15–9. External Interface Function Diagram (External ROM Only)

SAM8 INSTRUCTION EXECUTION TIMING DIAGRAMS




Figure 15–10. External Bus Timing Diagram for 1-Byte fetch Instructions




Figure 15–11. External Bus Timing Diagram for 2-Byte fetch Instructions




Figure 15–12. External Bus Timing Diagram for 3-Byte fetch Instructions




Figure 15–13. External Bus Timing Diagram for 4-Byte fetch Instructions

16 ELECTRICAL DATA

In this section, S3C8444 electrical characteristics are presented in tables and graphs. The information is arranged in the following order:

- Absolute maximum ratings
- DC electrical characteristics
- AC electrical characteristics
- Input timing for external interrupts (ports 3 and 4)
- Input timing for RESET
- I/O capacitance
- Data retention supply voltage in Stop mode
- Stop mode release timing initiated by RESET
- A/D Converter Electrical Characteristics
- Serial port timing characteristics in mode 0 (10 MHz)
- Serial clock waveform
- Serial port timing in mode 0 (shift register mode)
- External memory timing characteristics (10 MHz)
- External memory read and write timing
- Recommended A/D converter circuit for highest absolute accuracy
- Main oscillator frequency (fOSC1)
- Main oscillator clock stabilization time (tST1)
- Clock timing measurement at XIN
- Suboscillator clock stabilization time (tST2)
- Characteristic curves

Table 16–1. Absolute Maximum Ratings

(TA = 25°C)

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	VDD		–0.3 to +7.0	V
Input voltage	VI1	Port 6 only (open-drain)	–0.3 to +10	V
	VI2	All ports except port 6	–0.3 to VDD + 0.3	
Output voltage	VO		–0.3 to VDD + 0.3	V
Output current high	IOH	One I/O pin active	–18	mA
		All I/O pins active	–60	
Output current low	IOL	One I/O pin active	30	mA
		Total pin current for ports 0, 2, 3, 4, 6	100	
		Total pin current for ports 1 and 5	200	
Operating temperature	TA		–20 to +85	°C
Storage temperature	TSTG		–65 to +150	°C

Table 16–2. D.C. Electrical Characteristics

(TA = –20°C to +85°C, VDD = 4.5 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input high voltage	VIH1	All input pins except VIH2	0.8 VDD	–	VDD	V
	VIH2	XIN	VDD – 0.5			
Input low voltage	UIL1	All input pins except UIL2	–	–	0.2 VDD	V
	UIL2	XIN			0.4	
Output high voltage	VOH1	VDD = 4.5 V to 5.5 V IOH = –1 mA Port 1 only	VDD – 1.0	–	–	V
	VOH2	VDD = 4.5 V to 5.5V IOH = –200 µA All output pins except port 1	VDD – 1.0			

Table 16–2. D.C. Electrical Characteristics (Continued)

(TA = -20°C to +85°C, VDD = 4.5 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output low voltage	VOL1	VDD = 4.5 V to 5.5 V IOL = 2 mA All output pins except port 5	–	–	0.4	V
	VOL2	VDD = 4.5 V to 5.5 V IOL = 1.5 mA Port 5				
Input high leakage current	I _{LIH1}	V _{IN} = V _{DD} All input pins except X _{IN}	–	–	3	μA
	I _{LIH2}	V _{IN} = V _{DD} X _{IN}			20	
Input low leakage current	I _{LIL1}	V _{IN} = 0 V All input pins except X _{IN} , and RESET	–	–	–3	μA
	I _{LIL2}	V _{IN} = 0 V X _{IN}			–20	
Output high leakage current	I _{LOH1}	V _{OUT} = V _{DD} All output pins except for port 6	–	–	5	μA
	I _{LOH2}	Port 6 (open-drain) V _{OUT} = 9 V			20	
Output low leakage current	I _{LOL}	V _{OUT} = 0 V	–	–	–5	μA
Pull-up resistor	R _{L1}	V _{IN} = 0 V; V _{DD} = 5 V ± 10% Ports 0, 1, 4, 5, and RxD	30	46	80	kΩ
	R _{L2}	V _{IN} = 0 V; V _{DD} = 5 V ± 10% RESET only	120	230	320	
Supply current (1)	I _{DD1}	V _{DD} = 5 V ± 10% 25 MHz crystal oscillator	–	35	50	mA
		V _{DD} = 5 V ± 10% 10 MHz crystal oscillator		30		
	I _{DD2}	Idle mode: V _{DD} = 5 V ± 10% 25 MHz crystal oscillator		11	25	
		Idle mode: V _{DD} = 5 V ± 10% 10 MHz crystal oscillator		5		
	I _{DD3}	Stop mode; V _{DD} = 5 V ± 10%		3	20	μA

NOTE: Supply current does not include current drawn through internal pull-up resistors or external output current loads.

Table 16–3. A.C. Electrical Characteristics

(TA = -20°C to +85°C, VDD = 4.5 V to 6.0V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Interrupt input high, low width	tINTL, tINTH	P3.0–P3.3, P4.0–P4.7	3	—	—	tCPU
RESET input low width	tRSL	Input	22	—	—	tCPU

NOTES:

1. The unit tCPU means one CPU clock period.
2. The oscillator frequency is the same as CPU clock frequency.



**Figure 16–1. Input Timing for External Interrupts (Ports 3 and 4)****Figure 16–2. Input Timing for RESET**

Table 16-4. Input/Output Capacitance

(TA = -20°C to +85°C, VDD = 0 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input capacitance	C _{IN}	f = 1 MHz; unmeasured pins are returned to V _{SS}	-	-	10	pF
Output capacitance	C _{OUT}					
I/O capacitance	C _{IO}					

Table 16-5. Data Retention Supply Voltage in Stop Mode

(TA = -20°C to +85°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Data retention supply voltage	V _{DDDR}		2	-	6	V
Data retention supply current	I _{DDDR}	V _{DDDR} = 2 V	-	-	5	µA




Figure 16-3. Stop Mode Release Timing Initiated by RESET

Table 16-6. A/D Converter Electrical Characteristics

(TA = -20°C to +85°C, VDD = 4.5 V to 6.0 V, VSS = 0 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Resolution			8	8	8	bit
Absolute accuracy (1)		V _{DD} = 5.12 V CPU clock = 18 MHz AVREF = 5.12 V AVSS = 0 V	—	—	3	LSB
Conversion time (2)	t _{CON}		t _{CPU} × 192 (3)	—	—	μs
Analog reference voltage	AVREF		2.56	—	V _{DD}	V
Analog ground	AVSS		V _{SS}	—	—	V
Analog input voltage	V _{IAN}		AVSS	—	AVREF	V
Analog input impedance	R _{AN}		2	—	—	M _{1/2}

NOTES:

1. Excluding quantization error, absolute accuracy equals $\pm 1/2$ LSB.
2. 'Conversion time' is the time required from the moment a conversion operation starts until it ends.
3. t_{CPU} is the CPU clock period.

Table 16-7. Serial Port Timing Characteristics in Mode 0 (10 MHz)

(TA = -20°C to +85°C, VDD = 4.5 V to 6.0V, VSS = 0 V)

Parameter	Symbol	Min	Typ	Max	Unit
Serial port clock cycle time	t _{SCK}	500	t _{CPU} × 6	700	ns
Output data setup to clock rising edge	t _{S1}	300	t _{CPU} × 5	—	
Clock rising edge to input data valid	t _{S2}	—	—	300	
Output data hold after clock rising edge	t _{H1}	50	t _{CPU}	—	
Input data hold after clock rising edge	t _{H2}	0	—	—	
Serial port clock high, low width	t _{HIGH} , t _{LOW}	200	t _{CPU} × 3	400	

NOTES:

1. All times are in ns and assume a 10 MHz input frequency.
2. The unit t_{CPU} means one CPU clock period.
3. The oscillator frequency is identical to the CPU clock frequency.




Figure 16-4. Serial Clock Waveform




Figure 16–5. Serial Port Timing in Mode 0 (Shift Register Mode)

Table 16-8. External Memory Timing Characteristics (10 MHz)

(TA = -20°C to +85°C, VDD = 4.5 V to 6.0 V)

Number	Symbol	Parameter	Normal Timing		Extended Timing	
			Min	Max	Min	Max
1	tdA (AS)	Address valid to AS \uparrow delay	10	—	50	—
2	tdAS (A)	AS \uparrow to address float delay	35	—	85	—
3	tdAS (DR)	AS \uparrow to read data required valid	—	140	—	335
4	twAS	AS low width	35	—	85	—
5	tdA (DS)	Address float to DS \downarrow	0	—	0	—
6a	twDS (read)	DS (read) low width	125	—	275	—
6b	twDS (write)	DS (write) low width	65	—	165	—
7	tdDS (DR)	DS \downarrow to read data required valid	—	80	—	255
8	thDS (DR)	Read data to DS \uparrow hold time	0	—	0	—
9	tdDS (A)	DS \uparrow to address active delay	20	—	70	—
10	tdDS (AS)	DS \uparrow to AS \downarrow delay	30	—	80	—
11	tdDO (DS)	Write data valid to DS (write) \downarrow delay	10	—	50	—
12	tdAS (W)	AS \uparrow to wait delay	—	90	—	335
13	thDS (W)	DS \uparrow to wait hold time	0	—	0	—
14	tdRW (AS)	R/W valid to AS \uparrow delay	20	—	70	—
15	tdDS (DW)	DS \uparrow to write data not valid delay	20	—	70	—

NOTES:

1. All times are in ns and assume a 10 MHz input frequency.
2. Wait states add 100 ns to the time of numbers 3, 6a, 6b, and 7.
3. Auto-wait states add 100 ns to the time of number 12.





Figure 16-6. External Memory Read and Write Timing

(See Table 15-7 for a description of each timing point.)



NOTE The symbol 'R' signifies an offset resistor with a value of from 50 to 100 Ohms.
If this resistor is omitted, the absolute accuracy will be maximum of 4 LSBs.

Figure 16–7. Recommended A/D Converter Circuit for Highest Absolute Accuracy

Table 16–9. Main Oscillator Frequency (fosc1)

(TA = -20°C + 85°C, VDD = 4.5 V to 6.0 V)

Oscillator	Clock Circuit	Test Condition	Min	Typ	Max	Unit
Crystal		CPU clock oscillation frequency	1	—	18	MHz
Ceramic		CPU clock oscillation frequency	1	—	18	MHz
External clock		XIN input frequency	1	—	18	MHz

Table 16–10. Recommended Oscillator Constants

(TA = -20°C + 85°C, VDD = 4.5 V to 6.0 V)


Manufacturer	Product Name	Load Cap (pF)		Oscillator Voltage Range (V)		Remarks
		C1	C2	MIN	MAX	
TDK	CCR20.0MS6	5	5	4.5	5.5	SMD Type
	CCR24.0M6	5	5	4.5	5.5	SMD Type
	CCR25.0M6	—	5	4.5	5.5	SMD Type

NOTE: On-chip C: 30pF ±20% built in.

Table 16-11. Main Oscillator Clock Stabilization Time (t_{ST1})(T_A = -20°C + 85°C, V_{DD} = 4.5 V to 6.0 V)

Oscillator	Test Condition	Min	Typ	Max	Unit
Crystal	V _{DD} = 4.5 V to 6.0 V	—	—	20	ms
Ceramic	Stabilization occurs when V _{DD} is equal to the minimum oscillator voltage range.	—	—	10	ms
External clock	X _{IN} input high and low level width (t _{XH} , t _{XL})	25	—	500	ns

NOTE: Oscillation stabilization time (t_{ST1}) is the time required for the CPU clock to return to its normal oscillation frequency after a power-on occurs, or when Stop mode is ended by a RESET signal. The RESET should therefore be held at low level until the t_{ST1} time has elapsed (see Figure 15-3).

**Figure 16-8. Clock Timing Measurement at X_{IN}**

CHARACTERISTIC CURVES

NOTE

The characteristic values shown in the following graphs are based on actual test measurements. They do not, however, represent guaranteed operating values.







Figure 16–9. $IDD1$ vs VDD

Figure 16–10. IDD_2 vs V_{DD} Figure 16–11. IDD_3 vs V_{DD}

Figure 16-12. I_{OL} vs V_{OL1}





Figure 16–13. I_{OL} vs V_{OL2}

Figure 16-14. IOH vs $VOH2$

17 MECHANICAL DATA





Figure 17–1. S3C8444 QFP Standard Package Dimensions (in Millimeters)



NOTE: Dimensions are in millimeters.

Figure 17–2. S3C8444 TQFP Standard Package Dimensions (in Millimeters)

18 DEVELOPMENT TOOLS

OVERVIEW

Samsung provides a powerful and easy-to-use development support system in turnkey form. The development support system is configured with a host system, debugging tools, and support software. For the host system, any standard computer that operates with MS-DOS as its operating system can be used. Two types of debugging tools including hardware and software are provided: the in-circuit emulator, SMDS2, developed for S3C1, S3C7, S3C8 families of microcontrollers, and even more sophisticated and powerful in-circuit emulator, SMDS2+, for S3C7, S3C8 families of microcontrollers. The SMDS2+ is a new and improved version of SMDS2. In the future SMDS2+ will replace SMDS2 and eventually SMDS2 will not be supported. Samsung also offers support software that includes debugger, assembler, and a program for setting options.

DEVELOPMENT TOOLS VERSIONS

As of the date of this publication, two versions of the SMDS are being supported:

- SMDS2 Version 5.3 (S/W) and SMDS2 Version 1.3 (H/W); last release: October, 1995.
- SHINE Version 1.0 (S/W) and SMDS2+ Version 1.0 (H/W); last release: January, 1997.

SMDS V5.3

SMDS V5.3 is an assembly level debugger with user-friendly host interfacing that uses in-circuit emulator, SMDS2.

SHINE

Samsung Host Interface for iN-circuit Emulator, SHINE, is a multi-window based debugger for SMDS2+. SHINE provides pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyper-linked help. It has an advanced, multiple-windowed user interface that emphasizes ease of use. Each window can be sized, moved, scrolled, highlighted, added, or removed completely.

SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format. Assembled program code includes the object code that is used for ROM data and required SMDS program control data. To assemble programs, SAMA requires a source file and an auxiliary definition (DEF) file with device specific information.

SASM88

The SASM88 is an relocatable assembler for Samsung's S3C8-series microcontrollers. The SASM88 takes a source file containing assembly language statements and translates into a corresponding source code, object code and comments. The SASM88 supports macros and conditional assembly. It runs on the MS-DOS operating system. It produces the relocatable object code only, so the user should link object file. Object files can be linked with other object files and loaded into memory.

HEX2ROM

HEX2ROM file generates ROM code from HEX file which has been produced by assembler. ROM code must be needed to fabricate a microcontroller which has a mask ROM. When generating the ROM code (.OBJ file) by HEX2ROM, the value 'FF' is filled into the unused ROM area upto the maximum ROM size of the target device automatically.

TARGET BOARDS

Target boards are available for all S3C8-series microcontrollers. All required target system cables and adapters are included with the device-specific target board.




Figure 18–1. SMDS Product Configuration (SMDS2)




Figure 18–2. SMDS Product Configuration (SMDS2+)

TB8444 TARGET BOARD

The TB8444 target board is used for the S3C8444 microcontroller. It is supported by the SMDS2 or SMDS2+ development system.







Figure 18-3. TB8444 Target Board Configuration

Table 18–1. Power Selection Settings for TB8444

'To User_Vcc' Settings	Operating Mode	Comments
To User_Vcc OFF  ON		The SMDS2/SMDS2+ main board supplies VCC to the target board (evaluation chip) and the target system.
To User_Vcc OFF  ON		The SMDS2/SMDS2+ main board supplies VCC only to the target board (evaluation chip). The target system must have its own power supply.

NOTE: The following symbol in the 'To User_Vcc' Setting column indicates the electrical short configuration:



Table 18–2. Using Single Header Pins as the Input Path for External Trigger Sources




Target Board Part	Comments
EXTERNAL TRIGGERS  CH1  CH2	 Connector from external trigger sources of the application system  You can connect an external trigger source to one of the two external trigger channels (CH1 or CH2) for the SMDS2/SMDS2+ breakpoint and trace functions.

Table 18–3. Analog Pin Connection Switch Settings (TB8444)

Analog Pin Switch	Operating Mode
DIP SW1: ON 	
DIP SW1: OFF 	

NOTE: Analog signals coming into the target board can easily introduce noise into the analog converter circuit. This can cause invalid conversion results. To reduce noise, you can use the analog pin switches to provide the shortest possible path for analog signals. To do this, turn all DIP switches to the OFF position. Then, connect the analog signal lines directly via the holes of the corresponding analog pins.

IDLE LED

The Green LED is ON when the evaluation chip(S3E8440) is in idle mode.

STOP LED

The Red LED is ON when the evaluation chip(S3E8440) is in stop mode.





Figure 18–4. 40-Pin Connectors for TB8444 (S3C8444, 80-QFP Package)



NOTE: Two 40-pin flat cables can be used instead of the target cable and the 80-QFP adapter to connect the target board and the target system.

Figure 18-5. TB8444 Cable for 80-QFP Adapter