

SED17A2 Series

High Duty LCD Driver

- Suitable for Color STN-LCD
- 240 Output Segment Driver
- Ultra Super Slim TCP (5.5mm)

■ DESCRIPTION

SED17A2 is a 240/160 output segment (column) LCD driver suitable for driving of colored STN dot-matrix LCD panels of a larger capacity, for use in combination with SED1743 or SED1753.

Contributing to making clearer LCD picture quality, this IC employs the high speed enable chain method and is slim-chip configuration which is more advantageous for miniaturization of the LCD panel. SED17A2 is also capable of low-voltage and high-speed logic operations and fits to a wide range of applications.

■ FEATURES

- Number of LCD drive output segments: 240 (SED17A2)
- Low voltage operation: 2.7V Min.
- High duty drive: 1/500
- Wide LCD drive voltage range: +8 to +42V (VDD = 3 to 5.5V)
- High speed and low power consumption data transfer is possible by adoption of the 8-bit bus enable chain method:

Shift clock frequencies: 30.0 MHz $(5V \pm 10\%)$


20.0 MHz (2.7V)

- Slim-chip configuration
- Non-bias display off function
- Pin-selection of the output shift direction is available
- Offset bias regulation of LCD power for respective VDDH and GND levels is possible
- Logic operation power supply: 2.7 to 5.5V
- Shipped status: TCP

SED17A2T**

This IC is not radiation resistant


■ BLOCK DIAGRAM (SED17A2T)



■ ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Supply voltage (1)	Vcc	-0.3 to +7.0	V	
Supply voltage (2)	VDDH	-0.3 to +45.0	V	
Supply voltage (3)	V0, V2, V3, V5	-0.3 to VDDH + 0.3	V	
Input voltage	VI	-0.3 to Vcc + 0.3	V	
Output voltage	Vo	-0.3 to Vcc + 0.3	V	
EIO output current	lo1	20	mA	
Working temperature	Topr	-30 to +85	°C	
Storage temperature	Tstg	−55 to +100	°C	

- (Note 1) All the voltage ratings are based on GND = 0V.
- (Note 2) The storage temperature 1 is applicable to independent chips and the storage temperature 2 is applicable to the TCP modular state.
- (Note 3) V_0 , V_2 , V_3 and V_5 should always be in the order of $V_{DDH} \ge V_0 \ge V_2 \ge V_3 \ge V_5 \ge GND$.



(Note 4) If the logic operation power goes into a floating state or if Vcc drops to 2.6V or below while the LCD driving power is being applied, the LSI may be damaged. Therefore, keep from occurrence of the aforementioned status.

Specifically, pay close attention to the power supply sequence at times of turning the system power on and off.

SED17A2 Series

■ ELECTRICAL CHARACTERISTICS


DC characteristics

(Unless otherwise specified, GND = 0V, Vcc = +5.0 V \pm 10%, Ta = -30 to 85°C)

	`		· '	,	1			
Characteristic	Symbol		Condition	Applicable pin	Min.	Тур.	Max.	Unit
Supply voltage (1)	Vcc		_	Vcc	2.7	_	5.5	V
Recommended working voltage	V ₀	_		Vol,VDDHL	14.0	_	40.0	V
Workable voltage	Vo	Function only		Vor, VDDHR	8.0	_	42.0	V
Supply voltage (2)	V ₂	Recommended value		V2L, V2R	7/9 Vo	_	Vo	V
Supply voltage (3)	V3	Recommended value		V3L, V3R	GND	_	2/9 Vo	V
High level input voltage	ViH	- VDD = 2.7 to 5.5V		EIO1,EIO2,FR D0-D7,XSCL SHL,LP,DSPOF	0.8Vcc	_	_	V
Low level input voltage	VIL				_	_	0.2Vcc	V
High level output voltage	Voн	Vcc=	Iон = −0.6mA		Vcc-0.4	_	_	V
Low level output voltage	Vol	2.7 to 5.5V IoL = 0.6mA		EIO1, EIO2	_	_	0.4	V
Input leak current	lu	GND≤	Vin ≤ Vcc	D0~D7,LP,FR XSCL, SHL DSPOF	_	_	2.0	μ/Α
I/O leak current	Ili/O	GND≤	Vin ≤ GND	EIO1, EIO2	_	_	5.0	μΑ
Static current	IGND		.0 to 42.0V ND, VIL=GND	GND	_	_	25	μА
Output resistance	Rseg	△Von =0.5V	Vo =+36.0V, 1/24	O1– O240	_	0.65	0.85	. ΚΩ
		Recom- mended condition			_	0.70	1.0	
In-chip deviation of output resistance	△Rseg	△Von=0 Vo = +3	0.5V 6.0V, 1/24	O1- O240	_	_	95	Ω
Mean working current consumption (1)	Icc	Vcc = +5.0V, VIH = Vcc VIL = GND, fXSCL = 5.38MHz fLP = 33.6kHz, fFR = 70Hz Input data: Checkered indication, no-load Vcc = +3.0V Other conditions are the same as those when Vcc = 5V.		Vcc	_	0.75	1.7	mA
					_	0.3	0.9	
Mean working current consumption (2)	lo	$V_0 = +30.0V$ $V_{CC} = +5.0V$, $V_3 = +4.0V$ $V_2 = +26.0V$, $V_5 = +0.0V$ Other conditions are the same as those in the lcc column.		VoL, VoR	_	0.25	1.4	mA
Input terminal capacity	Сі	Freq. = 1 MHz Ta = 25°C Independent chips		D0-D7, LP, FR XSCL, SHL, DSPOF	_	_	8	pF
I/O terminal capacity	C _{I/O}			EIO1, EIO2	_	_	15	pF

■ LCD PANEL CONNECTION EXAMPLE

Block diagram of a large-plane LCD



SED17A2 Series

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Morever, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1996 All right reserved.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICE MARKETING DEPARTMENT

IC Marketing & Engineering Group 421-8 Hino, Hino-shi, Tokyo 191, JAPAN Phone: 0425-87-5816 FAX: 0425-87-5624

International Marketing Department I (Europe, U.S.A.)

421-8 Hino, Hino-shi, Tokyo 191, JAPAN
Phone: 0425-87-5812 FAX: 0425-87-5564
International Marketing Department II (Asia)

421-8 Hino, Hino-shi, Tokyo 191, JAPAN Phone: 0425-87-5814 FAX: 0425-87-5110

First issue Aug., 1995 \oplus Printed Nov. 1996, in Japan