

## **Dot Matrix LCD Driver**

#### **■ DESCRIPTION**

The SED1565 Series is a series of single-chip dot matrix liquid crystal display drivers that can be connected directly to a microprocessor bus. 8-bit parallel or serial display data sent from the microprocessor is stored in the internal display data RAM and the chip generates a liquid crystal drive signal independent of the microprocessor. Because the chips in the SED1565 Series contain  $65 \times 132$  bits of display data RAM and there is a 1-to-1 correspondence between the liquid crystal panel pixels and the internal RAM bits, these chips enable displays with a high degree of freedom.

The SED1565 Series chips contain 65 common output circuits and 132 segment output circuits, so that a single chip can drive a  $65 \times 132$  dot display (capable of displaying 8 columns  $\times$  4 rows of a  $16 \times 16$  dot kanji font). The SED1567 Series chips contain 33 common output circuits and 132 segment output circuits, so that a single chip can drive  $33 \times 132$  dot display (capable of displaying 8 columns  $\times$  2 rows of  $16 \times 16$  dot kanji fonts). Moreover, the capacity of the display can be extended through the use of master/slave structures between chips.

The chips are able to minimize power consumption because no external operating clock is necessary for the display data RAM read/write operation. Furthermore, because each chip is equipped internally with a low-power liquid crystal driver power supply, resistors for liquid crystal driver power voltage adjustment and a display clock CR oscillator circuit, the SED1565 Series chips can be used to create the lowest power display system with the fewest components for high-performance portable devices.

#### **■ FEATURES**

 Direct display of RAM data through the display data RAM.

RAM bit data: "1" Non-illuminated

"0" Illuminated

(during normal display)

■ RAM capacity
 65 × 132 = 8580 bits

Display driver circuits

SED1565\*\*\*: 65 common output and 132 segment

outputs

SED1566\*\*\*: 49 common output and 132 segment

outputs

SED1567\*\*\*: 33 common outputs and 132

segment outputs

SED1568\*\*\*: 55 common outputs and 132

segment outputs

SED1569\*\*\*: 53 common outputs and 132

segment outputs

 High-speed 8-bit MPU interface (The chip can be connected directly to the both the 80×86 series MPUs and the 68000 series MPUs)

/Serial interfaces are supported.

Abundant command functions

Display data Read/Write, display ON/OFF, Normal/Reverse display mode, page address set, display start line set, column address set, status read, display all points ON/OFF, LCD bias set, electronic volume, read/modify/write, segment driver direction select, power saver, static indicator, common output status select, V5 voltage regulation internal resistor ratio set.

- Static drive circuit equipped internally for indicators.
   (1 system, with variable flashing speed.)
- Low-power liquid crystal display power supply circuit equipped internally.

Booster circuit (with Boost ratios of Double/Triple/ Quad, where the step-up voltage reference power supply can be input externally)

High-accuracy voltage adjustment circuit (Thermal gradient –0.05%/°C or –0.2%/°C or external input) V5 voltage regulator resistors equipped internally, V1 to V4 voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.

 CR oscillator circuit equipped internally (external clock can also be input)

Extremely low power consumption

Operating power when the built-in power supply is used (an example)

SED1565D0B 81  $\mu$ A (VDD – VSS = VDD – VSS2 = /SED1565DBB 3.0 V, Quad voltage, V5 – VDD =

-11.0 V)

SED1566D0B 43  $\mu$ A (VDD – VSS = VDD – VSS2 = /SED1566DBB 3.0 V, Triple voltage, V5 – VDD =

-8.0 V)

SED1567D0B 29  $\mu$ A (VDD – VSS = VDD – VSS2 = /SED1567DBB 3.0 V, Triple voltage, V5 – VDD =

-8.0 V

SED1568D0B 46  $\mu$ A (VDD – VSS = VDD – VSS2 = /SED1568DBB 3.0 V, Triple voltage, V5 – VDD =

/SED1569D0B -8.0 V)

/SED1569DBB

Conditions: When all displays are in white and the

normal mode is selected.

Power supply

Operable on the low 1.8 voltage

Logic power supply VDD – VSS = 1.8 V to -5.5 VBoost reference voltage: VDD – VSS2 = 1.8 V to -6.0 V

Liquid crystal drive power supply: VDD - V5 = -4.5 V to -16.0 V

- Wide range of operating temperatures: -40 to 85°C
- CMOS process
- Shipping forms include bare chip and TCP.
- These chips not designed for resistance to light or resistance to radiation.


#### **■ SERIES SPECIFICATIONS**

Product Name	Duty	Bias	SED Dr	COM Dr	VREG Temperature Gradient	Shipping Forms
SED1565D0B	1/65	1/9, 1/7	132	65	−0.05%/°C	Bare Chip
/SED1565DBB	., 66	1,0,1,1	102		0.0070/ 0	Baro ornp
SED1565T0*	1/65	1/9, 1/7	132	65	−0.05%/°C	TCP
* SED1565D1B	1/65	1/9, 1/7	132	65	−0.2%/°C	Bare Chip
* SED1565T1*	1/65	1/9, 1/7	132	65	−0.2%/°C	TCP
SED1565D2B	1/65	1/9, 1/7	132	65	External Input	Bare Chip
SED1565T2*	1/65	1/9, 1/7	132	65	External Input	TCP
SED1566D0B	1/49	1/8, 1/6	132	49	−0.05%/°C	Bare Chip
/SED1566Dвв	17 10	170, 170	102	10	0.0070/ 0	Baro ornp
SED1566T0*	1/49	1/8, 1/6	132	49	−0.05%/°C	TCP
SED1566D1B	1/49	1/8, 1/6	132	49	−0.2%/°C	Bare Chip
* SED1566T1*	1/49	1/8, 1/6	132	49	−0.2%/°C	TCP
SED1566D2B	1/49	1/8, 1/6	132	49	External Input	Bare Chip
* SED1566T2*	1/49	1/8, 1/6	132	49	External Input	TCP
SED1567D <sub>0B</sub>	1/33	1/6, 1/5	132	33	−0.05%/°C	Bare Chip
/SED1567Dвв	.,00	., , ,,			3.3376, 3	20.00
SED1567T0*	1/33	1/6, 1/5	132	33	−0.05%/°C	TCP
SED1567D1B	1/33	1/6, 1/5	132	33	−0.2%/°C	Bare Chip
* SED1567T1*	1/33	1/6, 1/5	132	33	−0.2%/°C	TCP
SED1567D2B	1/33	1/6, 1/5	132	33	External Input	Bare Chip
* SED1567T2*	1/33	1/6, 1/5	132	33	External Input	TCP
SED1568D0B	1/55	1/8, 1/6	132	55	-0.05%/°C	Bare Chip
/SED1568Dвв	1700	170, 170	102	00	0.0070/	Baro Omp
SED1569D <sub>0B</sub>	1/53	1/8, 1/6	132	53	−0.05%/°C	Bare Chip
/SED1569Dвв	.,	,			0.0070,	
SED1569T0*	1/53	1/8, 1/6	132	53	−0.05%/°C	TCP


Note: The circuit for the VREG temperature gradient -0.2%/°C and the external input is under preparation.

<sup>\*:</sup> Under development

#### **■ BLOCK DIAGRAM**



#### **■ PAD LAYOUT**



### **■ PIN DESCRIPTIONS**

## Power Supply Pins

Pin Name	I/O		Function									
VDD	Power Supply	Shared w	ith the N	IPU powe	er supply t	erminal Vo	CC.				13	
Vss	Power Supply	This is a (	) V term	inal conn	ected to th	ie system	GND.				9	
VSS2	Power Supply	This is the drive.	e referer	nce powei	supply fo	r the step-	up voltage	e circuit fo	r the liquid	d crystal	4	
VRS	Power Supply	regulator.	is the externally-input VREG power supply for the LCD power supply voltage ator. e are only enabled for the models with the VREG external input option.								2	
V1, V2, V3, V4, V5	Power Supply	determine voltage di levels are shown be  VDD (=	ed by the existence of the determination $V_0 \ge V_1$ because $V_1 = V_2$ to the $V_1 = V_2$ to $V_2 = V_3$ to $V_3 = V_4$ to $V_4 = V_4$	e liquid cry through of ined base $1 \ge V_2 \ge V_3$ When the V4 voltage	ystal cell, a changing of don VDD, $3 \ge V_4 \ge V_5$ e power signs shown	and is cha the impeda and must	nged through ance using maintain to s ON, the	ve. The vough the use gan op. ar the relative internal posettings a	e of a res mp. Voltage magnitude	istive ge des ly circuits	10	
			SED1565*** SED1566*** SED1567*** SED1569***									
		V2 2 V3 7	/9 • V5 /9 • V5	1/7 • V5 2/7 • V5 5/7 • V5 6/7 • V5	2/8 • V5 6/8 • V5	1/6 • V5 2/6 • V5 4/6 • V5 5/6 • V5	2/6 • V5	1/5 • V5 2/5 • V5 3/5 • V5 4/5 • V5	1/8 • V5 2/8 • V5 6/8 • V5 7/8 • V5	2/6 • V5		

## ● LCD Power Supply Circuit Pins

Pin Name	I/O	Function	# of Pins
CAP1+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1-terminal.	2
CAP1-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.	2
CAP2+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2-terminal.	2
CAP2-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.	2
CAP3-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.	2
Vout	0	DC/DC voltage converter. Connect a capacitor between this terminal and Vss.	2
VR	I	Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider.  These are only enabled when the V5 voltage regulator internal resistors are not used (IRS = "L").  These cannot be used when the V5 voltage regulator internal resistors are used (IRS = "H").	2

## • System Bus Connection Terminals

Pin Name	I/O			Fun	ction			# of Pins			
D7 to D0 (SI) (SCL)	I/O	data bus. When the terminal ( D5 are se	e serial interface is se SI) and D6 serves as et to high impedance. e chip select is inactiv	elected (P/S =	: "L"), then D7 se	erves as the seria al (SCL). At this ti	ıl data input	8			
A0	I	determine A0 = "H":	nnect to the least signs whether the data be a londicates that D0 to Indicates that D0 to Indicates that D0 to I	oits are data o D7 are displa	or a command. y data.	J address bus, ar	nd it	1			
RES	I		n RES is set to "L," the settings are initialized. eset operation is performed by the RES signal level.								
CS1 CS2	I		e chip select signal. \ active, and data/con			H," then the chip	select	2			
RD (E)	I	This p data b When	When connected to an 8080 MPU, this is active LOW. This pin is connected to the RD signal of the 8080 MPU, and the SED1565 series at bus is in an output status when this signal is "L". When connected to a 6800 Series MPU, this is active HIGH. This is the 68000 Series MPU enable clock input terminal.								
WR (R/W)	I	This to latcher When This is When	connected to an 808 erminal connects to the dat the rising edge of connected to a 6800 the read/write control R/W = "H": Read. R/W = "L": Write.	ne 8080 MPU f the WR sigr Series MPU	WR signal. The nal.	signals on the da	ata bus are	1			
C86	I	C86 =	e MPU interface swit "H": 6800 Series MP "L": 8080 MPU interf	U interface.				1			
P/S	I	P/S = "H' P/S = "L" The follow	e parallel data input/s : Parallel data input. : Serial data input. wing applies dependi	ng on the P/S	status:		1	1			
		P/S	Data/Command	Data	Read/Write	Serial Clock	_				
		"H" "L"	A0 A0	D0 to D7 SI (D7)	RD, WR Write only	SCL (D6)					
		RD (E) a	tien P/S = "L", D0 to D5 are HZ. D0 to D5 may be "H", "L" or Open. $\overline{(E)}$ and $\overline{WR}$ (P/ $\overline{W}$ ) are fixed to either "H" or "L". th serial data input, RAM display data reading is not supported.								
CLS	I	circuit. CLS = CLS =	to select whether or "H": Internal oscillate "L": Internal oscillate S = "L", input the dis	or circuit is er or circuit is dis	abled abled (requires e	external input)	cillator	1			

Pin Name	I/O				Fun	ction				# of Pins
M/S	I	operation operation operation operation the liquid M/S M/S	on outp on inpu id crys: = "H": \ = "L": \	outs the timing its the timing s tal display syst Master operation	on	e required for the liqu	or the LCD id crystal d	display, wh	nile slave	1
		M/S	CLS	Oscillator Circuit	Power Supply Circuit	CL	FR	FRS	DOF	
		"H"	"H" "L"	Enabled Disabled	Enabled Enabled	Output Input	Output Output	Output Output	Output Output	
		"L"	"H" "L"	Disabled Disabled	Disabled Disabled	Input Input	Input Input	Output Output	Input Input	
CL	I/O			play clock inpu is true depend	ut terminal ing on the M/S	and CLS s	tatus.			1
		M/S	CLS		-					
		"H"	"H"							
		"L"	"H"							
				01565 Series of the connected	chips are used	in master/s	lave mode,	the various	s CL	
FR	I/O	M/S M/S	= "H": = "L": I he SE[	Output nput 01565 Series o	rnating current			e various F	R terminals	1
DOF	I/O	M/S M/S When t	= "H": = "L": I he SE[	Output nput	lay blanking co chip is used in i			e various D	<del>OF</del>	1
FRS	0	This ter	rminal i	s only enabled	r the static driv I when the stati I in conjunction	c indicator		N when in	master	1
IRS	I	IRS IRS externa This pir	is terminal selects the resistors for the V5 voltage level adjustment.  IRS = "H": Use the internal resistors  IRS = "L": Do not use the internal resistors. The V5 voltage level is regulated by an ternal resistive voltage divider attached to the VR terminal.  is pin is enabled only when the master operation mode is selected.  s fixed to either "H" or "L" when the slave operation mode is selected.							1
НРМ	I	This is HPN HPN This pir	the pov 1 = "H": 1 = "L": n is ena	ver control terr Normal mode High power mabled only whe	minal for the po	ower supply	circuit for I	iquid crysta	al drive.	1

## ● Liquid Crystal Drive Pins

Pin Name	I/O		Function								
SEG0 to SEG131	0	These are the lic contents of the c V2, V3, and V5.	quid cry display I	stal segment drive ou RAM and with the FR	itputs. Through a c signal, a single lev	ombination el is select	of the ed from VDD,	132			
		RAM DATA	FR	Output	Voltage						
				Normal Display	Reverse Displa	у					
		Н	Н	Vdd	V2						
		Н	L	<b>V</b> 5	V3						
		L	Н	V2	VDD						
		L	L	V3	V5						
		Power save	_	V	'DD						
СОМО	0	These are the lic	quid cry	stal common drive ou	itputs.						
to		Part No.		COM	Part No.		]				
COM31		SED1565***	СО	M 0 to COM 63	SED1565***	64					
		SED1566***	СО	M 0 to COM 47	SED1566***	48					
		SED1567***	СО	M 0 to COM 31	SED1567***	32					
		SED1568***	СО	M 0 to COM 53	SED1568***	54					
		SED1569***	СО	M 0 to COM 51	SED1569***	52					
		single level is se	lected f	of the contents of the rom VDD, V1, V4, and		n the FR si	gnal, a	64			
		Scan Data	FR	Output Voltage							
		Н	Н	V <sub>5</sub>							
		Н	L	VDD							
		L	Н	V <sub>1</sub>							
		L	L	V4							
		Power Save	_	VDD							
COMS	0	signal.  Leave these ope	en if the	put terminals for the i y are not used. node, the same signa				2			

#### Test Terminals


Pin Name	I/O	Function	No. of Pins
TEST0 to 9	I/O	These are terminals for IC chip testing. They are set to OPEN.	14

Total: 288 pins for the SED1565\*\*\*. 272 pins for the SED1566\*\*\*. 256 pins for the SED1567\*\*\*. 276 pins for the SED1569\*\*\*.

#### ■ ABSOLUTE MAXIMUM RATINGS

Unless otherwise noted, Vss = 0 V

Parame	ter	Symbol	Conditions	Unit
Power Supply Voltage		Vdd	-0.3 to +7.0	V
Power supply voltage (2) (VDD standard) With Triple step-up With Quad step-up		Vss2	-7.0 to +0.3 -6.0 to +0.3 -4.5 to +0.3	V
Power supply voltage (3) (Vo	D standard)	V5, VOUT	-18.0 to +0.3	V
Power supply voltage (4) (Vo	D standard)	V1, V2, V3, V4	V5 to +0.3	V
Input voltage		VIN	-0.3 to VDD + 0.3	V
Output voltage		Vo	-0.3 to VDD + 0.3	V
Operating temperature		Topr	-40 to +85	°C
Storage temperature	TCP Bare chip	Tstr	-55 to +100 -55 to +125	°C



#### **Notes and Cautions**

- 1. The Vss2, V1 to V5 and VouT are relative to the VDD = 0V reference.
- 2. Insure that the voltage levels of V1, V2, V3, and V4 are always such that  $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$ .
- 3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.

### **■ DC CHARACTERISTICS**

Unless otherwise specified, Vss = 0 V, VDD = 3.0 V  $\pm$  10%, Ta = -40 to 85°C

		tom	Cumala a l	0.5 = 111	lan		Rating	J	Units	Applicable
	ı	tem	Symbol	Condit	ion	Min.	Тур.	Max.	Units	Pin
	perating oltage (1)	Recommended Voltage Possible Operating	VDD			2.7 1.8	_	3.3 5.5	V V	VDD*1 VDD*1
		Voltage	.,	(5.1.1)				0.7	.,	.,
	perating oltage (2)	Recommended Voltage	Vss2	(Relative to VDD)		-3.3	_	-2.7	V	Vss2
	• ( )	Possible Operating Voltage	VSS2	/SS2 (Relative to VDD)		-6.0	_	-1.8	V	Vss2
Operating Voltage (3) Possible Operating Voltage		V5	(Relative to VDD)		-16.0	_	-4.5	V	V5 *2	
		Possible Operating Voltage	V1, V2	(Relative to VDD)		0.4 × V5	_	VDD	V	V1, V2
		Possible Operating Voltage	V3, V4	(Relative to VDD)		V5	_	0.6 × V5	V	V3, V4
	High-level Input Voltage Low-level Input Voltage		VIHC VILC			0.8 × VDD Vss	_	VDD $0.2 \times VDD$	V	*3 *3
	High-level Output Voltage Low-level Output Voltage		Vohc Volc	IOH = -0.5  mA IOL = 0.5  mA		0.8 × VDD Vss	_	VDD $0.2 \times VDD$	V V	*4 *4
	out leakage utput leaka	e current ge current	Ili Ilo	VIN = VDD or VSS		-1.0 -3.0	_	1.0 3.0	μA μA	*5 *6
	quid Crysta N Resistan		Ron	Ta = 25°C (Relative To VDD)	V5 = -14.0 V V5 = -8.0 V	_ _	2.0 3.2	3.5 5.4	ΚΩ ΚΩ	SEGn COMn *7
		mption Current age Current	Issq Isq	V5 = -18.0 V (Rela	ative To VDD)	_ _	0.01 0.01	5 15	μA μA	Vss, Vss2 V5
Inp	out Termin	al Capacitance	CIN	Ta = 25°C f = 1 MI	Hz	_	5.0	8.0	pF	
	scillator equency	Internal Oscillator	fosc	Ta = 25°C		18	22	26	kHz	*8
	. ,	External Input	fcL	SED1565*	<sub>**</sub> /1567* <sub>**</sub>	18	22	26	kHz	CL
		Internal Oscillator	fosc	Ta = 25°C		27	33	39	kHz	*8
		External Input	fcL	SED1566*	·*/1569***	14	17	20	kHz	CL
	Input voltage		VSS2 VSS2	With Triple (Relative With Quad (Relative		-6.0 -4.5	_	-1.8 -1.8	V V	Vss2 Vss2
Supply Step-up output voltage Circuit		Vout	(Relative to VDD)		-18.0	_	_	V	Vout	
Internal Power	Voltage re Circuit Op	egulator perating Voltage	Vout	(Relative to VDD)		-18.0	_	-6.0	V	Vout
Inte	Voltage F Circuit Op	Follower perating Voltage	V5	(Relative to VDD)		-16.0	_	-4.5	V	V5 *9
	Base Vol	tage	VREG0 VREG1	Ta = 25°C (Relative to VDD)	−0.05%/°C −0.2%/°C	-2.16 -5.15	-2.10 -4.9	-2.04 -4.65	V V	*10 *10

• Dynamic Consumption Current (1), During Display, with the Internal Power Supply OFF Current consumed by total ICs when an external power supply is used.

### **Display Pattern OFF**

Ta = 25°C

lt a	Compleal	Condition		Rating		Units	Notes
Item	Symbol	Condition	Min.	Тур.	Max.	Units	Notes
SED1565***	IDD (1)	VDD = 5.0  V, V5 - VDD = -11.0  V	_	18	30	μΑ	*11
		$VDD = 3.0 \text{ V}, V_5 - VDD = -11.0 \text{ V}$	_	16	27		
SED1566***		$VDD = 3.0 \text{ V}, V_5 - VDD = -11.0 \text{ V}$	_	13	22		
		VDD = 5.0  V, V5 - VDD = -8.0  V	_	11	19		
		VDD = 3.0  V, V5 - VDD = -8.0  V	_	9	15		
SED1567***		VDD = 5.0  V, V5 - VDD = -8.0  V	_	8	13		
		$VDD = 3.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	7	12		
SED1568***/SED1569***		VDD = 5.0  V, V5 - VDD = -8.0  V	_	12	20		
		VDD = 3.0  V, V5 - VDD = -8.0  V	_	10	17		

#### **Display Pattern Checker**

Ta = 25°C

lt a ma	Comb al	Condition		Rating		Linita	Notes
Item	Symbol	Condition	Min.	Тур.	Max.	Units	
SED1565***	IDD (1)	VDD = 5.0  V, V5 - VDD = -11.0  V	_	23	38	μΑ	*11
		VDD = 3.0  V, V5 - VDD = -11.0  V	_	21	35		
SED1566***		VDD = 3.0  V, V5 - VDD = -11.0  V	_	17	29		
		$VDD = 5.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	14	24		
		$VDD = 3.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	12	20		
SED1567***		VDD = 5.0  V, V5 - VDD = -8.0  V	_	11	18		
		$VDD = 3.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	10	17		
SED1568***/SED1569***		$VDD = 5.0 \text{ V}, V_5 - VDD = -8.0 \text{ V}$	_	15	25		
		VDD = 3.0  V, V5 - VDD = -8.0  V	_	13	22		


## • Dynamic Consumption Current (2), During Display, with the Internal Power Supply ON **Display Pattern OFF**

Ta = 25°C

		0 !!!!			Rating	l		N
Item	Symbol	Condition		Min.	Тур.	Max.	Units	Notes
SED1565***	IDD (2)	VDD = 5.0 V, Triple step-up voltage.	Normal Mode	_	67	112	μА	*12
		$V_5 - V_{DD} = -11.0 \text{ V}$	High-Power Mode	_	114	190		
		VDD = 3.0 V, Quad step-up voltage.	Normal Mode	_	81	135		
		$V_5 - V_{DD} = -11.0 \text{ V}$	High-Power Mode	_	138	230		
SED1566***		VDD = 5.0 V, Double step-up voltage.	Normal Mode	_	35	59		
		$V_5 - V_{DD} = -8.0 \text{ V}$	High-Power Mode	_	64	107		
		VDD = 3.0 V, Triple step-up voltage.	Normal Mode	_	43	72		
		$V_5 - V_{DD} = -8.0 \text{ V}$	High-Power Mode	_	84	140		
		VDD = 3.0 V, Quad step-up voltage.	Normal Mode	_	72	121		
		$V_5 - V_{DD} = -11.0 \text{ V}$	High-Power Mode	_	128	214		
SED1567***		VDD = 5.0 V, Double step-up voltage.	Normal Mode	_	26	44		
		$V_5 - V_{DD} = -8.0 \text{ V}$	High-Power Mode	_	60	100		
		VDD = 3.0 V, Triple step-up voltage.	Normal Mode	_	29	49		
		$V_5 - V_{DD} = -8.0 \text{ V}$	High-Power Mode	_	73	122		
SED1568***/	1	VDD = 5.0 V, Double step-up voltage.	Normal Mode	_	37	62		
SED1569***		$V_5 - V_{DD} = -8.0 \text{ V}$	High-Power Mode	_	67	112		
		VDD = 3.0 V, Triple step-up voltage.	Normal Mode	_	46	77		
		$V_5 - V_{DD} = -8.0 \text{ V}$	High-Power Mode	_	87	145		

### **■ TIMING CHARACTERISTICS**

• System Bus Read/Write Characteristics 1 (for the 8080 Series MPU)



 $(VDD = 4.5 \text{ V to } 5.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 

			(*-	D = 1.0 V to	0.0 1, 10	10 10 00 0 )
lt a ma	Ciamal	Cumbal	Condition	Rat	ing	l luite
Item	Signal	Symbol	Condition	Min	Max	Units
Address hold time	A0	<b>t</b> AH8	_	0	_	ns
Address setup time		<b>t</b> AW8		0	_	ns
System cycle time	A0	tcyc8	_	166	_	ns
Control L pulse width (WR)	WR	tcclw	_	30	_	ns
Control L pulse width (RD)	RD	tcclr		70	_	ns
Control H pulse width (WR)	WR	<b>t</b> cchw		30	_	ns
Control H pulse width (RD)	RD	tcchr		30	_	ns
Data setup time	D0 to D7	t <sub>DS8</sub>	_	30	_	ns
Address hold time		t <sub>DH8</sub>		10	_	ns
RD access time		tACC8	CL = 100 pF	_	70	ns
Output disable time		<b>t</b> 0H8		5	50	ns

 $(VDD = 2.7 \text{ V to } 4.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 


				D - 2.7 V to	,	10 10 00 0 )
ltom.	Cianal	Cumbal	Condition	Rat	ing	Linita
Item	Signal	Symbol	Condition	Min	Max	Units
Address hold time	A0	<b>t</b> AH8	_	0	_	ns
Address setup time		<b>t</b> AW8		0	_	ns
System cycle time	A0	tcyc8	_	300	_	ns
Control L pulse width (WR)	WR	tcclw	_	60	_	ns
Control L pulse width (RD)	RD	tcclr		120	_	ns
Control H pulse width (WR)	WR	<b>t</b> cchw		60	_	ns
Control H pulse width (RD)	RD	<b>t</b> cchr		60	_	ns
Data setup time	D0 to D7	t <sub>DS8</sub>	_	40	_	ns
Address hold time		t <sub>DH8</sub>		15	_	ns
RD access time		t <sub>ACC8</sub>	CL = 100 pF	_	140	ns
Output disable time		<b>t</b> OH8	·	10	100	ns

 $(VDD = 1.8 \text{ V to } 2.7 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 

			. \		<u> </u>	10 10 00 0 )
Itam	Cianal	Cumbal	Condition	Rat	ing	Units
Item	Signal	Symbol	Condition	Min	Max	Units
Address hold time	A0	<b>t</b> AH8	_	0	_	ns
Address setup time		<b>t</b> AW8		0	_	ns
System cycle time	A0	tcyc8	_	1000	_	ns
Control L pulse width (WR)	WR	tcclw	_	120	_	ns
Control L pulse width (RD)	RD	tcclr		240	_	ns
Control H pulse width (WR)	WR RD	<b>t</b> cchw		120	_	ns
Control H pulse width (RD)	RD	<b>t</b> cchr		120	_	ns
Data setup time	D0 to D7	t <sub>DS8</sub>	_	80	_	ns
Address hold time		<b>t</b> DH8		30	_	ns
RD access time		tACC8	CL = 100 pF	_	280	ns
Output disable time		<b>t</b> 0H8	·	10	200	ns

<sup>\*1</sup> The input signal rise time and fall time ( $t_r$ ,  $t_f$ ) is specified at 15 ns or less. When the system cycle time is extremely fast, ( $t_r + t_f$ )  $\leq$  ( $t_{CYC8} - t_{CCLW} - t_{CCHW}$ ) for ( $t_r + t_f$ )  $\leq$  ( $t_{CYC8} - t_{CCLR} - t_{CCHR}$ ) are specified.

## ● System Bus Read/Write Characteristics 2 (6800 Series MPU)



<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the reference.

<sup>\*3</sup> tccLw and tccLR are specified as the overlap between  $\overline{CS1}$  being "L" (CS2 = "H") and  $\overline{WR}$  and  $\overline{RD}$  being at the "L" level.

 $(VDD = 4.5 \text{ V to } 5.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 

					(		
ltam		Cianal	Symbol	Condition	Rat	ing	Units
Item		Signal Symb		Condition	Min	Max	Units
Address hold time Address setup time		A0	t <sub>AH6</sub> t <sub>AW6</sub>	_	0	_	ns ns
System cycle time		A0	tcyc6	_	166	_	ns
Data setup time Data hold time		D0 to D7	t <sub>DS6</sub> t <sub>DH6</sub>	_	30 10	_	ns ns
Access time Output disable time			tACC6 tOH6	CL = 100 pF	10	70 50	ns ns
Enable H pulse time	Read Write	E	tcclw tcclr	_	70 30	_	ns ns
Enable L pulse time	Read Write	E	tcchw tcchr	_	30 30	_	ns ns

 $(VDD = 2.7 \text{ V to } 4.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 

(100 2							,
ltom		Signal	Cumbal	Condition	Rat	ing	Units
Item		Signal Symbo		Condition	Min	Max	Units
Address hold time Address setup time		A0	t <sub>AH6</sub> t <sub>AW6</sub>	_	0	_	ns ns
System cycle time		A0	tcyc6	_	300	_	ns
Data setup time Data hold time		D0 to D7	t <sub>DS6</sub> t <sub>DH6</sub>	_	40 15	_	ns ns
Access time Output disable time			tACC6 tOH6	CL = 100 pF	 10	140 100	ns ns
Enable H pulse time	Read Write	E	tcclw tcclr	_	120 60	_	ns ns
Enable L pulse time	Read Write	Е	tcchw tcchr	_	60 60	_	ns ns

 $(VDD = 1.8 \text{ V to } 2.7 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 


				, , , ,	D = 1.0 V to	<b>=</b> ,	10 10 00 0 )
lt a ma		Cianal	Cumb al	Condition	Rat	ing	l lm!ta
Item		Signal	Symbol	Condition	Min	Max	Units
Address hold time Address setup time		A0	t <sub>AH6</sub> t <sub>AW6</sub>	_	0 0	_	ns ns
System cycle time		A0	tcYC6	_	1000	_	ns
Data setup time Data hold time		D0 to D7	t <sub>DS6</sub> t <sub>DH6</sub>	_	80 30	_	ns ns
Access time Output disable time			tACC6 tOH6	CL = 100 pF	 10	280 200	ns ns
Enable H pulse time	Read Write	E	tcclw tcclr	_	240 120	_	ns ns
Enable L pulse time	Read Write	Е	tcchw tcchr	_	120 120		ns ns

<sup>\*1</sup> The input signal rise time and fall time  $(t_r, t_f)$  is specified at 15 ns or less. When the system cycle time is extremely fast,  $(t_r + t_f) \le (t_{CYC6} - t_{EWLW} - t_{EWHW})$  for  $(t_r + t_f) \le (t_{CYC6} - t_{EWLR} - t_{EWHR})$  are specified.

 $<sup>^{*}2</sup>$  All timing is specified using 20% and 80% of VDD as the reference.

<sup>\*3</sup> tewlw and tewlr are specified as the overlap between  $\overline{\text{CS1}}$  being "L" (CS2 = "H") and E.

#### Serial Interface



(VDD = 4.5 V to 5.5 V, Ta = -40 to  $85^{\circ}$ C)

			\ •		0.0 .,	,	
Itama	Simul	Combal	ymbol Condition	Rat	Rating		
Item	Signal	Symbol		Min	Max	Units	
Serial Clock Period	SCL	tscyc	_	200	_	ns	
SCL "H" pulse width		<b>t</b> shw		75	-	ns	
SCL "L" pulse width		tslw		75	_	ns	
Address setup time	A0	tsas	_	50	_	ns	
Address hold time		<b>t</b> sah		100	_	ns	
Data setup time	SI	tsds	_	50	_	ns	
Data hold time		<b>t</b> sdh		50	_	ns	
CS-SCL time	CS	tcss	_	100	_	ns	
		tcsH		100	_	ns	

(VDD = 2.7 V to 4.5 V, Ta = -40 to  $85^{\circ}$ C)


M	0:	0	0	Rat	ing	11-21-
Item	Signal	Symbol	Condition	Min	Max	Units
Serial Clock Period SCL "H" pulse width	SCL	tscyc tshw	_	250 100	_	ns ns
SCL "L" pulse width		tslw		100		ns
Address setup time Address hold time	A0	tsas tsah	_	150 150	_	ns ns
Data setup time Data hold time	SI	tsds tsdh	_	100 100	_	ns ns
CS-SCL time	CS	tcss tcsн	_	150 150	_	ns ns

 $(VDD = 1.8 \text{ V to } 2.7 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 

Ham	Cianal	Cumbal	Condition	Rat	Units	
Item	Signal	Symbol	Condition	Min	Max	Units
Serial Clock Period SCL "H" pulse width	SCL	tscyc tshw	_	400 150	_	ns ns
SCL "L" pulse width		tsLw		150	_	ns
Address setup time Address hold time	A0	tsas tsah	_	250 250	_	ns ns
Data setup time Data hold time	SI	tsds tsdh	_	150 150	_	ns ns
CS-SCL time	CS	tcss tcsн	_	250 250	_	ns ns

<sup>\*1</sup> The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

#### Display Control Output Timing



 $(VDD = 4.5 \text{ V to } 5.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 

ltom.	Cianal	Cumbal	Symbol Condition		Unito		
Item	Signal	Symbol		Min	Тур	Max	Units
FR delay time	FR	<b>t</b> DFR	CL = 50 pF	_	10	40	ns

 $(VDD = 2.7 \text{ V to } 4.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 

Item	Cianal	Cumbal	Condition	Rating			Unito
	Signal Symbol	Symbol		Min	Тур	Max	Units
FR delay time	FR	<b>t</b> DFR	CL = 50 pF	_	20	80	ns

 $(VDD = 1.8 \text{ V to } 2.7 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 


ltom.	Signal Sy	Symbol	Condition	Rating			l Inito
Item		Syllibol		Min	Тур	Max	Units
FR delay time	FR	<b>t</b> DFR	CL = 50 pF	_	50	200	ns

<sup>\*1</sup> Valid only when the master mode is selected.

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the standard.

 $<sup>^{\</sup>star}2$   $\,$  All timing is based on 20% and 80% of VDD.

#### Reset Timing



 $(VDD = 4.5 \text{ V to } 5.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 

Itam	Signal	Symbol	Condition	Rating			l luita
Item				Min	Тур	Max	Units
FR delay time		<b>t</b> R	_	_	_	0.5	μs
Reset "L" pulse width	RES	trw		0.5	_	_	μs

 $(VDD = 2.7 \text{ V to } 4.5 \text{ V}. \text{ Ta} = -40 \text{ to } 85^{\circ}\text{C})$ 

lt a ma	Signal	Symbol	Condition	Rating			llmita
Item				Min	Тур	Max	Units
FR delay time		<b>t</b> R	_	_	_	1	μs
Reset "L" pulse width	RES	trw		1	_	_	μs

 $(VDD = 1.8 \text{ V to } 2.7 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$ 

И	Signal	Symbol	Condition	Rating			l lusita
Item				Min	Тур	Max	Units
FR delay time		<b>t</b> R	_	_	_	1.5	μs
Reset "L" pulse width	RES	trw		1.5	_	_	μs

<sup>\*1</sup> All timing is specified with 20% and 80% of VDD as the standard.

#### NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

#### **SEIKO EPSON CORPORATION**

**ELECTRONIC DEVICES MARKETING DIVISION** 

IC Marketing & Engineering Group

ED International Marketing Department I (Europe, U.S.A) 421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5812 FAX: 042-587-5564

**ED International Marketing Department II (ASIA)** 421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5814 FÁX: 042-587-5110

■ Electronic devices information on the Epson WWW server.

http://www.epson.co.jp/device/

