

SED15A6

Dot Matrix LCD Driver

- Support up to 55×102 Display
- Built-in Power Supply Circuit for LCD
- Few External Parts Required

■ OVERVIEW

The SED15A6 series is a single-chip liquid crystal display (=LCD) driver for dot-matrix LCDs that can be connected directly to a microprocessor (=MPU) bus. It accepts 8-bit parallel or serial display data from a MPU, stores it in an on-chip display data RAM (=DDRAM), and generates a LCD drive signal independent of the MPU clock.

The use of the on-chip DDRAM of 65×102 bits and a one-to-one correspondence between LCD panel pixel dots and on-chip DDRAM bits offer high flexibility in graphic display.

The SED15A6 series does not need external operation clock for DDRAM read/write operations, and has a on-chip LCD power supply circuit featuring very low current consumption with few external components, and moreover has a on-chip CR oscillator circuit.

And the SED15A6 does not need smoothing capacitor on the LCD power supply.

Consequently, the SED15A6 series can be realize a high-performance handy display system with a minimum current consumption and the fewest components.

■ FEATURES

- Direct display of RAM data through the display data RAM.
- RAM bit data : "1" Non-illuminated
"0" Illuminated
(during normal display)
- RAM capacity 65×102 = 6630 bits
- Display driver circuits
SED15A6** : 55 common output and 102 segment outputs
- High-speed 8-bit MPU interface (The chip can be connected directly to the 8080 series MPUs and the 6800 series MPUs)
- High-speed Serial interface are supported.
- Abundant command functions
Display data Read/Write, display ON/OFF, Normal/Reverse display mode, page address set, display start line set, column address set, display all points ON/OFF, LCD bias set, electronic volume, read/modify/write, segment driver direction select, power saver, common driver direction select, V₀ voltage regulation internal resistor ratio set.
- Low-power liquid crystal display power supply circuit equipped internally.
Booster circuit(with Boost ratios of Double/Triple/Quad, where the step-up voltage reference power supply can be input externally)
 - High-accuracy voltage adjustment circuit
(Thermal gradient -0.1%/°C)
 - V₀ voltage divider resistors equipped internally, V₁ to V₄ voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.

SED15A6

- Component that can be omitted (you may omit the smoothing capacitor on the voltage follower).
- CR oscillator circuit equipped internally (external clock can also be input)
- Extremely low power consumption

Operating power when the built-in power supply is used (an example)

SED15A6D0B (79 μ A)

Condition : $V_{DD}-V_{SS} = 1.8V$, $V_{DD2}-V_{SS} = 3.3V$, $V_0-V_{SS} = 9.0V$, triple boosting, all white is displayed,
 $T_a = 25^{\circ}C$

- Power supply

Operable on the low 1.8 voltage

Logic power supply : $V_{DD}-V_{SS} = 1.8V$ to $3.6V$

Boost reference voltage : $V_{DD2}-V_{SS} = 1.8V$ to $5.0V$

Liquid crystal drive power supply : $V_0-V_{SS} = 4.5V$ to $9.0V$


- Wide range of operating temperatures : -40 to $+85^{\circ}C$
- CMOS process
- Shipping forms include bare chip and TCP.
- There chip not designed for resistance to light or resistance to radiation.

Series Specifications

Product Name	Duty	Bias	SEG Dr	COM Dr	V _{REG} Temperature Gradient	Shipping Forms
SED15A6D0B	1/55	1/6,1/8	102	55	-0.1%/°C	Bare Chip
SED15A6T0	1/55	1/6,1/8	102	55	-0.1%/°C	TCP


* : Under preparation.

■ BLOCK DIAGRAM



SED15A6

PIN DIMENSIONS



		Size		Unit
		X	Y	
Chip Size		9.93 × 2.15		mm
Chip Thickness		0.625		mm
Bump Pitch		70 (Min.)		μm
Bump Size	PAD No.1 to 73	85 × 85		μm
	PAD No.74	85 × 74		μm
	PAD No.75 to 99	85 × 45		μm
	PAD No.100	85 × 74		μm
	PAD No.101 to 220	52 × 85		μm
	PAD No.221	85 × 74		μm
	PAD No.222 to 246	85 × 45		μm
	PAD No.247	85 × 74		μm
Bump Height		17 (Typ.)		μm

■ PIN DESCRIPTION

● Power supply pins

Name	I/O	Description	Number of pins										
VDD	Supply	Power supply. Connect to MPU power pin V _{CC} .	5										
VDD2	Supply	Externally-input reference power supply for booster circuit.	3										
VSS	Supply	This is a 0V terminal connected to the system GND.	7										
V ₀ , V ₁ , V ₂ V ₃ , V ₄	Supply	Multi-level power supply for LCD drive. The voltages are determined by LCD cell. The voltages should maintain the following relationship : $V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_{SS}$. When on-chip power supply circuit turns on, V₀ voltage are generated, and the following voltages are generated to V₁ to V₄. Either voltage can be selected by LCD bias set command. <table><tr><td></td><td>SED15A6***</td></tr><tr><td>V₁</td><td>$5/6 \cdot V_0, 7/8 \cdot V_0$</td></tr><tr><td>V₂</td><td>$4/6 \cdot V_0, 6/8 \cdot V_0$</td></tr><tr><td>V₃</td><td>$2/6 \cdot V_0, 2/8 \cdot V_0$</td></tr><tr><td>V₄</td><td>$1/6 \cdot V_0, 1/8 \cdot V_0$</td></tr></table>		SED15A6***	V ₁	$5/6 \cdot V_0, 7/8 \cdot V_0$	V ₂	$4/6 \cdot V_0, 6/8 \cdot V_0$	V ₃	$2/6 \cdot V_0, 2/8 \cdot V_0$	V ₄	$1/6 \cdot V_0, 1/8 \cdot V_0$	5
	SED15A6***												
V ₁	$5/6 \cdot V_0, 7/8 \cdot V_0$												
V ₂	$4/6 \cdot V_0, 6/8 \cdot V_0$												
V ₃	$2/6 \cdot V_0, 2/8 \cdot V_0$												
V ₄	$1/6 \cdot V_0, 1/8 \cdot V_0$												

● LCD power supply circuit pins

Name	I/O	Description	Number of pins
CAP1+	O	Boosting capacitor positive connection pin. Capacitor is connected across CAP1- pins.	2
CAP1-	O	Boosting capacitor negative connection pin. Capacitor is connected across CAP1+ pins.	2
CAP2+	O	Boosting capacitor positive connection pin. Capacitor is connected across CAP2- pins.	2
CAP2-	O	Boosting capacitor negative connection pin. Capacitor is connected across CAP2+ pins.	2
CAP3+	O	Boosting capacitor positive connection pin. Capacitor is connected across CAP1- pins.	2
VOUT	O	Booster output. Capacitor is connected across V _{SS} or V _{DD2} .	4
VR	I	Voltage adjustment pin. Provides V₀ voltage using external resistors. When internal resistors are used, this pin cannot be used. Operable only when the built-in resistor for V₀ adjustment is not used. [V₀ resistance ratio is (D2, D1, D0) = (1.1.1)] This pin is disabled when the built-in resistor for V₀ adjustment is used. This pin must be open in this case.	1

● System bus connection pins

Pin name	I/O	Description	Number of pins															
D7 to D0 (SL) (SCL)	I/O	8-bit bi-directional data bus to be connected to the standard 8-bit or 16-bit MPU data bus. When the serial interface is selected (P/S="L") ; D7 : Serial data input (SI) D6 : Serial clock input (SCL) At this time, D0 through D5 will go under the HZ mode. When the chip selects are in non-active state, D0 through D7 will go under the HZ mode.	8															
A0	I	Control/data flag input. A0="H" : The data on D7 to D0 is display data. A0="L" : The data on D7 to D0 is control data.	1															
CS	I	Chip select input. Data input is enable when CS is low.	1															
RES	I	When RES is caused to go low, initialization is executed. A reset operation is performed at the signal level.	1															
RD (E)	I	- When connected to an 8080-series MPU ; This is active-LOW. This pin is connected to the RD signal of the 8080-series MPU. While this signal is low, SED15A6 series data bus in an output status. - When connected to an 6800-series MPU ; This is active-HIGH. This is used as an enable clock input pin of the 6800-series MPU.	1															
WR (R/W)	I	- When connected to an 8080-series MPU ; This is active-LOW. This pin is connected to the WR signal of the 8080-series MPU. The signals on the data bus are latched at the rising edge of the WR signal. - When connected to an 6800-series MPU ; This is the read/write control signal input . R/W="H" : Read. R/W="L" : Write.	1															
C86	I	MPU interface selection pin. C86="H" : 6800-series MPU interface C86="L" : 8080-series MPU interface	1															
P/S	I	Serial data input/parallel data input selection pin. P/S="H" : Parallel data input P/S="L" : Serial data input The following applies depending on the P/S status : <table><tr><td>P/S</td><td>Data/Command</td><td>Data</td><td>Read/Write</td><td>Serial Clock</td></tr><tr><td>"H"</td><td>A0</td><td>D7 to D0</td><td>RD, WR</td><td>—</td></tr><tr><td>"L"</td><td>A0</td><td>SI (D7)</td><td>Write only</td><td>SCL (D6)</td></tr></table> In serial mode, no data can be read from DDRAM. When P/S="L", D5 to D0 are HZ. D5 to D0 may be "H", "L" or Open, and moreover A0, RD, WR, C86 may be "H" or "L".	P/S	Data/Command	Data	Read/Write	Serial Clock	"H"	A0	D7 to D0	RD, WR	—	"L"	A0	SI (D7)	Write only	SCL (D6)	1
P/S	Data/Command	Data	Read/Write	Serial Clock														
"H"	A0	D7 to D0	RD, WR	—														
"L"	A0	SI (D7)	Write only	SCL (D6)														

● LCD driver pins

Name	I/O	Description	Number of pins																										
CL	I	This pin is used for enabling or disabling the built-in oscillation circuit for the display clock. CL = "H": Built-in oscillation circuit is enabled. CL = "L": Built-in oscillation circuit (external input) is disabled. Select CL = "L" to turn the external clock off. When using the built-in oscillation circuit, select CL = "H" (V _{DD}).	1																										
SEG0 to SEG101	O	These pins output the signal for the segment drive of LCD. One of V ₀ , V ₂ , V ₃ and V _{SS} levels is selected depending on a given combination of display RAM data and internal FR signal. <table><tr><th rowspan="2">RAM data</th><th rowspan="2">Internal FR signal</th><th colspan="2">Output voltage</th></tr><tr><th>Normal display</th><th>Reversing display</th></tr><tr><td>H</td><td>H</td><td>V₀</td><td>V₂</td></tr><tr><td>H</td><td>L</td><td>V_{SS}</td><td>V₃</td></tr><tr><td>L</td><td>H</td><td>V₂</td><td>V₀</td></tr><tr><td>L</td><td>L</td><td>V₃</td><td>V_{SS}</td></tr><tr><td>Power save</td><td>—</td><td colspan="2">V_{SS}</td></tr></table>	RAM data	Internal FR signal	Output voltage		Normal display	Reversing display	H	H	V ₀	V ₂	H	L	V _{SS}	V ₃	L	H	V ₂	V ₀	L	L	V ₃	V _{SS}	Power save	—	V _{SS}		102
RAM data	Internal FR signal	Output voltage																											
		Normal display	Reversing display																										
H	H	V ₀	V ₂																										
H	L	V _{SS}	V ₃																										
L	H	V ₂	V ₀																										
L	L	V ₃	V _{SS}																										
Power save	—	V _{SS}																											
COM0 to COM53	O	These pins output the signal for the common drive of LCD. Following number of pins are assigned to SED15A6* ^{**} . <table><tr><th>Model</th><th>COM</th><th>Number of COM pins</th></tr><tr><td>SED15A6*^{**}</td><td>COM0~COM53</td><td>54</td></tr></table> One of V ₀ , V ₁ , V ₄ and V _{SS} levels is selected depending on a given combination of scan data and FR signal. <table><tr><th>Scan data</th><th>FR</th><th>Output voltage</th></tr><tr><td>H</td><td>H</td><td>V_{SS}</td></tr><tr><td>H</td><td>L</td><td>V₀</td></tr><tr><td>L</td><td>H</td><td>V₁</td></tr><tr><td>L</td><td>L</td><td>V₄</td></tr><tr><td>Power save</td><td>—</td><td>V_{SS}</td></tr></table>	Model	COM	Number of COM pins	SED15A6* ^{**}	COM0~COM53	54	Scan data	FR	Output voltage	H	H	V _{SS}	H	L	V ₀	L	H	V ₁	L	L	V ₄	Power save	—	V _{SS}	54		
Model	COM	Number of COM pins																											
SED15A6* ^{**}	COM0~COM53	54																											
Scan data	FR	Output voltage																											
H	H	V _{SS}																											
H	L	V ₀																											
L	H	V ₁																											
L	L	V ₄																											
Power save	—	V _{SS}																											
COMS	O	They are COM pins exclusively used for the indicator. Both pins output the same signal. They must be made open when not used.	2																										

● Test pins

Name	I/O	Description	Number of pins
TEST0 to 10	I/O	These are terminals for IC chip testing. They are set to OPEN.	11


Total : 220 pins for the SED15A6*^{***}.

Note: If control signal from MPU is Hz, an over-current may flow through the IC. A protection is required to prevent the Hz signal at the input pins.

■ ABSOLUTE MAXIMUM RATING

Unless otherwise noted, $V_{SS} = 0V$.

Parameter		Symbol	Conditions	Unit
Power supply voltage (1)		V_{DD}	-0.3 to 0.6	V
Power supply voltage (2)		V_{DD2}	-0.3 to 0.6	V
	Double boosting		-0.3 to 5.0	
	Triple boosting		-0.3 to 3.3	
	Quadruple boosting		-0.3 to 2.5	
Power supply voltage (3)		V_0, V_{OUT}	-0.3 to 10.0	V
Power supply voltage (4)		V_1, V_2, V_3, V_4	-0.3 to V_0	V
Input voltage		V_{IN}	-0.3 to $V_{DD}+0.3$	V
Output voltage		V_O	-0.3 to $V_{DD}+0.3$	V
Operating temperature		T_{OPR}	-40 to 85	°C
Storage temperature	TCP	T_{STR}	-55 to 100	°C
	Bare chip		-55 to 125	



Notes: 1. $V_{SS} = 0V$ is assumed for every voltage indicated above.

2. Voltage V_0 , V_1 , V_2 , V_3 , V_4 must always keep up the condition of $V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_{SS}$ and $V_{OUT} \geq V_0 \geq V_{SS}$.

3. If the LSI exceeds its absolute maximum rating, it may be damage permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, a malfunction of the LSI may be caused and LSI reliability may be affected.

DC CHARACTERISTICS

V_{SS}=0V, V_{DD}=3V±10%, Ta=−40~85°C unless otherwise noted.

Item		Symbol	Condition	Standard value			Unit	Pin used
				Min.	Typ.	Max.		
Supply voltage(1)	Recommended operation	V _{DD}	(V _{SS} is used as the reference)	2.7	–	3.3	V	V _{DD} *1
	Operational available	V _{DD}	(V _{SS} is used as the reference)	1.8	–	3.6	V	
Supply voltage(2)	Recommended operation	V _{DD2}	(V _{SS} is used as the reference)	1.8	–	5.0	V	V _{DD2} *1
Supply voltage(3)	Operational available	V ₀	(V _{SS} is used as the reference)	4.5	–	9.0		V ₀ *2
	Operational available	V ₁ , V ₂	(V _{SS} is used as the reference)	0.6×V ₀	–	V ₀	V	V ₁ , V ₂
	Operational available	V ₃ , V ₄	(V _{SS} is used as the reference)	V _{SS}	–	0.4×V ₀		V ₃ , V ₄
High-level input voltage		V _{IH}		0.7×V _{DD}	–	V _{DD}	V	*3
Low-level input voltage		V _{IL}		V _{SS}	–	0.3×V _{DD}		
High-level output voltage		V _{OH}	I _{OH} =−0.5mA	0.7×V _{DD}	–	V _{DD}	V	*4
Low-level output voltage		V _{OL}	I _{OL} =0.5mA	V _{SS}	–	0.3×V _{DD}		
Input leak current		I _{LI}	V _{IN} =V _{DD} or V _{SS}	−1.0	–	1.0	μA	*5
Output leakage current		I _{LO}		−3.0	–	3.0	μA	*6
LCD driver ON resistance		R _{ON}	V ₀ =7.0V Ta=25°C	–	2.0	5.0	KΩ	SEGN, COMn *7
Static current consumption		I _{DDQ}	Ta=25°C	–	0.01	5.0	μA	V _{DD} , V _{DD2}
Output leak current		I _{OQ}	V ₀ =7.0V Ta=25°C	–	0.01	15.0	μA	V ₀
Input terminal capacitance		C _{IN}	Ta=25°C, f =1MHz		5.0	8.0	pF	
Oscillation frequency	Built-in oscillation	f _{OSC}	Ta=25°C	31.68	35.20	38.72	kHz	*8
	External input	f _{CL}		35.2	70.4	140.8		CL *8

Item		Symbol	Condition	Standard value			Unit	Pin used
				Min.	Typ.	Max.		
Built-in power supply circuit	Input voltage	V _{DD2}	When voltage is doubled (V _{SS} is used as the reference)	1.8	–	5.0	V	V _{DD2} *1
			When voltage is tripled (V _{SS} is used as the reference)	1.8	–	3.3		
			When voltage is quadrupled (V _{SS} is used as the reference)	1.8	–	2.5		
	Boosted output voltage	V _{OUT}	(V _{SS} is used as the reference)	–	–	10.0		V _{OUT}
	Operating current of voltage adjustment circuit	V _{OUT}	(V _{SS} is used as the reference)	5.0	–	10.0		V _{OUT}
	V/F circuit operating voltage	V ₀	(V _{SS} is used as the reference)	4.5	–	9.0		V ₀ *9
Reference voltage		V _{REG}	−0.1%/°C Ta=25°C (V _{SS} is used as the reference)	1.16	1.2	1.24		*10

Notes: 1. V_{SS} = 0V is assumed for every voltage indicated.

2. Voltages V₀, V₁, V₂, V₃ and V₄ must conform to the requirements that V₀ ≥ V₁ ≥ V₂ ≥ V₃ ≥ V₄ ≥ V_{SS} as well as V_{OUT} ≥ V₀ ≥ V_{SS}.

3. Operating the LSI is operated beyond the maximum absolute rating can damage it permanently. In the normal operation, it is desirable to use the LSI in compliance with its electric characteristics. If the LSI is used under any conditions conflicting with its electric characteristics, not only its malfunctioning but also serious loss of reliability can result.

SED15A6

◇ Dynamic operating current (1) - When display is turned on with the built-in power supply being disconnected [Ta = 25°C and output under no-load].

Following shows current consumed by entire IC when external power supply is used.

Display: All-white

Item	Symbol	Requirement	Min.	Typ.	Max.	Unit	Remarks
SED15A6**	I _{SS} (1)	V _{DD} =V _{DD2} =1.8V, V ₀ =7.2V	–	23	48	μA	*11
	I _{SS} (1)	V _{DD} =V _{DD2} =1.8V, V ₀ =9.0V	–	25	50		

Display: Checker pattern

Item	Symbol	Requirement	Min.	Typ.	Max.	Unit	Remarks
SED15A6**	I _{SS} (1)	V _{DD} =V _{DD2} =1.8V, V ₀ =7.2V	–	26	54	μA	*11
	I _{SS} (1)	V _{DD} =V _{DD2} =1.8V, V ₀ =9.0V	–	29	57		

◇ Dynamic operating current (2) - When display is turned on with the built-in power supply being connected [Ta = 25°C and output under no-load].

Display: All-white

Item	Symbol	Requirement	Min.	Typ.	Max.	Unit	Remarks
SED15A6**	I _{SS} (2)	V _{DD} =1.8V, V _{DD2} =3.3V, V ₀ =7.2V, and voltage is tripled.	–	68	101	μA	*12
	I _{SS} (2)	V _{DD} =1.8V, V _{DD2} =3.3V, V ₀ =7.2V, and voltage is tripled.	–	79	112		

Display: Checker pattern


Item	Symbol	Requirement	Min.	Typ.	Max.	Unit	Remarks
SED15A6**	I _{SS} (2)	V _{DD} =1.8V, V _{DD2} =3.3V, V ₀ =7.2V, and voltage is tripled.	–	75	103	μA	*12
	I _{SS} (2)	V _{DD} =1.8V, V _{DD2} =3.3V, V ₀ =7.2V, and voltage is tripled.	–	87	112		

◇ Current consumption in the power save mode [Ta = 25°C and output under no-load]

Item	Symbol	Requirement	Min.	Typ.	Max.	Unit	Remarks
SED15A6**	I _{SS} (3)	V _{DD} =V _{DD2} =1.8~3.6V	–	0.01	5	μA	

■ AC CHARACTERISTICS

● System Bus Read/Write Characteristics 1 (For the 8080-series MPU)



[VDD=2.7V~3.6V, Ta=-40~85°C]

Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time	A0	tAH8		0	—	ns
Address setup time	A0	tAW8		0	—	
System cycle time		tCYC8		500	—	
Control L pulse width(WR)	$\overline{WR}$	tCCLW		100	—	
Control L pulse width(RD)	$\overline{RD}$	tCCLR		200	—	
Control H pulse width(WR)	$\overline{WR}$	tCCHW		100	—	
Control H pulse width(RD)	$\overline{RD}$	tCCHR		100	—	
Data setup time	D7 to D0	tDS8		70	—	
Data hold time		tDH8		0	—	
Access time		tACC8	CL=100pF	—	180	
Output disable time		tOH8		10	100	


SED15A6

[V_{DD}=1.8V~2.7V, T_a=-40~85°C]

Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time	A0	t _{AH8}		0	—	ns
Address setup time		t _{AW8}		0	—	
System cycle time		t _{CYC8}		1000	—	
Control L pulse width($\overline{\text{WR}}$)	$\overline{\text{WR}}$	t _{CCLW}		150	—	
Control L pulse width($\overline{\text{RD}}$)	$\overline{\text{RD}}$	t _{CCLR}		300	—	
Control H pulse width($\overline{\text{WR}}$)	$\overline{\text{WR}}$	t _{CCHW}		150	—	
Control H pulse width($\overline{\text{RD}}$)	$\overline{\text{RD}}$	t _{CCHR}		150	—	
Data setup time	D7~D0	t _{DS8}		120	—	
Data hold time		t _{DH8}		0	—	
Access time		t _{ACC8}	CL=100pF	—	260	
Output disable time		t _{OH8}		10	200	

- *1. The input signal rise time and fall time (t_r, t_f) is specified at 15ns or less. When the system cycle time is extremely fast, it is specified by (t_r, t_f) ≤ (t_{CYC8}-t_{CCLW}-t_{CCHW}) or (t_r, t_f) ≤ (t_{CYC8}-t_{CCLR}-t_{CCHR}).
- *2. Every timing is specified on the basis of 20% and 80% of V_{DD}.
- *3. t_{CCLW} and t_{CCLR} are specified by the overlap period in which $\overline{\text{CS}}$ is "0" and $\overline{\text{WR}}$, $\overline{\text{RD}}$ are "0".
- *4. Timing of A0 is determined by the overlap period in which CS is "L" and WR and RD are "L", too.

● System Bus Read/Write Characteristics 2 (For the 6800-series MPU)



[V_{DD}=2.7V~3.6V, T_a=-40~85°C]

Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time	A0,	tAH6		0	—	ns
Address setup time	WR	tAW6		0	—	
System cycle time		tCYC6		500	—	
Enable	E	tEWHW		100	—	
high pulse width		tEWHR		200	—	
Enable		tEWLW		100	—	
low pulse width		tEWLR		100	—	
Data setup time	D7~D0	tDS6		70	—	
Data hold time		tDH6		0	—	
Access time		tACC6	CL=100pF	—	180	
Output disable time		tOH6		10	100	


[V_{DD}=1.8V~2.7V, T_a=-40~85°C]

Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time	A0,	tAH6		0	—	ns
Address setup time	WR	tAW6		0	—	
System cycle time		tCYC6		1000	—	
Enable	E	tEWHW		150	—	
high pulse width		tEWHR		300	—	
Enable		tEWLW		150	—	
low pulse width		tEWLR		150	—	
Data setup time	D7~D0	tDS6		120	—	
Data hold time		tDH6		0	—	
Access time		tACC6	CL=100pF	—	260	
Output disable time		tOH6		10	200	

- * 1. The input signal rise time and fall time (tr, tf) is specified at 15ns or less. When the system cycle time is extremely fast, it is specified by (tr, tf) ≥ (tCYC6-tEWHW-tEWLW) or (tr, tf) ≥ (tCYC6-tEWHR-tEWLR).
- * 2. Every timing is specified on the basis of 20% and 80% of V_{DD}.
- * 3. tEWHW and tEWHR are specified by the overlap period in which CS is "0" and E is "1".
- * 4. Timing of A0 is determined by the overlap period in which CS is "L" and E is "H".

SED15A6

● Serial interface



[$V_{\text{DD}}=2.7\text{V}$ to 3.6V , $T_a=-40$ to 85°C]


Parameter	Signal	Symbol	Condition	Min.	Max.	Units
Serial clock cycle	SCL	t_{SCYC}		125	—	ns
Serial clock H pulse width		t_{SHW}		50	—	
Serial clock L pulse width		t_{SLW}		50	—	
Address setup time	A0	t_{SAS}		75	—	
Address hold time		t_{SAH}		75	—	
Data setup time	SI	t_{SDS}		50	—	
Data hold time		t_{SDH}		50	—	
$\overline{\text{CS}}$ serial clock time	$\overline{\text{CS}}$	t_{CSS}		75	—	
		t_{CSH}		75	—	

[$V_{\text{DD}}=1.8\text{V}$ to 2.7V , $T_a=-40$ to 85°C]

Parameter	Signal	Symbol	Condition	Min.	Max.	Units
Serial clock cycle	SCL	t_{SCYC}		200	—	ns
Serial clock H pulse width		t_{SHW}		75	—	
Serial clock L pulse width		t_{SLW}		75	—	
Address setup time	A0	t_{SAS}		75	—	
Address hold time		t_{SAH}		75	—	
Data setup time	SI	t_{SDS}		50	—	
Data hold time		t_{SDH}		50	—	
$\overline{\text{CS}}$ serial clock time	$\overline{\text{CS}}$	t_{CSS}		100	—	
		t_{CSH}		100	—	

Notes: 1. The input Signal rise and fall times must be within 15ns.
 2. Every timing is specified on the basis of 20% and 80% of V_{DD} .

● Reset timing



[V_{DD}=2.7V to 3.6V, Ta=-40 to 85°C]

Parameter	Signal	Symbol	Condition	Min.	Max.	Units
Reset time		t _R		–	1000	ns
Reset low pulse width	$\overline{\text{RES}}$	t _{RW}		1000	–	

[V_{DD}=1.8V to 2.7V, Ta=-40 to 85°C]

Parameter	Signal	Symbol	Condition	Min.	Max.	Units
Reset time		t _R		–	1500	ns
Reset low pulse width	$\overline{\text{RES}}$	t _{RW}		1500	–	

Notes: 1. The input Signal rise and fall times must be within 15ns.
2. Every timing is specified on the basis of 20% and 80% of V_{DD}.

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe, U.S.A)

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5812 FAX: 042-587-5564

ED International Marketing Department II (ASIA)

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5814 FAX: 042-587-5110

■ Electronic devices information on the Epson WWW server.

<http://www.epson.co.jp/device/>

