SED1751

LCD Common Driver for MLS

■ DESCRIPTION

The 120-output, 3-value low-resistance common (low) driver SED1751 is designed to drive MLS (Multi Line Selection) for enabling high display quality and high-speed response.

Being used with the SED1580, it can drive 4-line MLS by receiving signals from the LCD controller SED1335/1351,

The SED1751 can apply to a wide variety of application since its slim shape is advantageous for narrowing the LCD panel architecture and the logic system power supply can be operated with a low voltage.


Its pad is designed to be easily mounted on a board and the driver output order can be selected in both directions, providing the highest driver operating performance for a 1/240 or 1/480 duty panel.

■ FEATURES

- Number of LCD drive outputs: 120
- Low voltage operation available: 2.7 V (min.)
- Output low On resistance
- High-duty driving available: 1/480 (reference)
- A wide range of liquid crystal drive voltage: +14 to +42 V (Vcc = 2.5 to 5.5 V)
- Output shift direction-pin selection.
- Number of outputs can be switched between 100 and 120.
- Non-bias display off function
- Logic system power supply: 2.7 V to 5.5 V
- Liquid crystal power supply offset bias for the VDDH and GND levels can be adjusted.
- Slim chip
- ◆ Package: SED1751D0BAu Bump Chip SED1751T0ATCP

This product is not designed to resist radiation.

■ PAD LAYOUT



Chip size: $12.19 \text{ mm} \times 2.38 \text{ mm}$

Pad pitch: 80 μ m (min.) Chip thickness: 525 μ m \pm 25 μ m

1) Au bump specifications (SED1751DoB) reference

Au vertical bump

Scribe parallel \times scribe vertical \pm tolerance

Bump size A: $60 \, \mu m$ \times $75 \, \mu m$ \pm $4 \, \mu m$ (pad Nos. 1 to 35 and 60 to 131) Bump size B: $80 \, \mu m$ \times $50 \, \mu m$ \pm $4 \, \mu m$ (pad Nos. 36 to 59 and 132 to 155)


Bump height: $17 \text{ to } 28 \, \mu\text{m}$ (refer to the delivery specifications for details)

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Supply voltage (1)	Vcc	-0.3 to +7.0	V
Supply voltage (2)	VDDH	-0.3 to +45.0	V
Supply voltage (3)	±V1, VC	GND -0.3 to VDDH +0.3	V
Input voltage	Vı	GND -0.3 to Vcc +0.3	V
Output voltage	Vo	GND -0.3 to Vcc +0.3	V
CIO output current	I01	20	mA
Operating temperature	Topr	−30 to +85	°C
Storing temperature (1)	Tstg1	-65 to +150	°C
Storing temperature (2)	Tstg2	-55 to +100	°C

Notes

- 1. All voltages refer to GND as 0 V.
- 2. Storing temperature 1 applies to a situation of a single chip and 2 to a situation where TCP is mounted.
- 3. For voltages +V1, Vc and -V1, be sure to keep the condition of "VDDH \geq +V1 \geq Vc \geq -V1 \geq GND".



4. Never float the logic system power supply while the liquid crystal driving system power supply is turned on or allow Vcc to go under 2.6 V, otherwise, the LSI may permanently break. Pay special attention to the sequence for turning the system on and off.

■ ELECTRICAL CHARACTERISTICS


DC Characteristics

GND = 0 V, Vcc = +5.0 V \pm 10% and Ta = -30 to 85°C unless otherwise specified.

Davamatar	Cumbal	mbol Condition		Rating			1111-	Dinggard	
Parameter Symbol Con		Con	aition	Min.	Тур.	Max.	Units	Pin used	
Supply voltage (1)	Vcc			2.7	5.0	5.5	V	Vcc	
Operation enabling voltage	VDDH	Operation enabled		8.0	_	42.0	V	VDDH	
Supply voltage (2)	+V1	Recommend	ded value	_	_	VDDH	V	+V1	
Supply voltage (3)	Vc	Recommend	ded value	_	VDDH/2	_	V	Vc	
Supply voltage (4)	-V1	Recommend	ded value	GND	_	_	V	-V1	
High-level input voltage	ViH	Vcc = 2.7 to	5.5 V	0.8Vcc	_	_	V	CIO1, CIO2, FR, YD, LP, SHL, SEL, LSEL, CSEL,	
Low-level input voltage	VIL			_	_	0.2Vcc	V	DOFF, F1, F2, TEST1	
High-level output voltage	Voн		Iон = -0.3 mA	Vcc - 0.4	_	_	V	CIO1, CIO2	
Low-level output voltage	Vol	to 5.5 V	IoL = 0.3 mA	_		0.4	V		
Input leakage current	lLi	GND ≤ VIN ≤ VCC		_	_	2.0	μА	LP, YD, SHL, SEL, L <u>SEL, C</u> SEL, F1, F2, DOFF, TEST1, FR	
I/O leakage current	ILI/O	GND ≤ Vin ≤ Vcc		_	_	5.0	μΑ	CIO1, CIO2	
Static current	IGND	VDDH = 14.0 to 42.0 V VIH = VCC, VIL = GND		_	_	25	μА	GND	
		Δ VON = 0.5 V VDDH = Recommended +30.0 V		_	0.55	0.7	kΩ	COM1 to COM120	
		condition	VDDH = +40.0 V	_	0.5	0.7			
Average operating current consumption (1)	Icc	Vcc = +5.0 V, ViH = Vcc VIL = GND, fLP = 16.8 kHz fFR = 70 Hz, Input data: 1/240, unloaded		_	10	25	μА	Vcc	
		Vcc = 3.0 V Other conditions are the same as that in the case of Vcc = 5 V.		_	7	17			
Average operating current consumption (2)	IDDH	VDDH = +V1 = +30.0 V VC = VDDH/2, -V1 = 0.0 V VCC = +5.0 V Other conditions are the same as that for Icc.		_	6	13	μА	VDDH	
Input pin capacity	Cı	Freq. = 1 MHz, Ta = 25°C (for a single chip)		_	_	10	pF	LP, YD, SHL, SEL, L <u>SEL, C</u> SEL, F1, F2, DOFF, TEST1, FR	
I/O pin capacity	CI/O			_	_	18	pF	CIO1, CIO2	


• Operating voltage range: Vcc – VDDH

The VDDH voltage is required to be set within the Vcc – VDDH operating voltage range shown below.



AC Characteristics

• Input Timing Characteristics



FR latched by "n"th LP is reflected on the output of "n + 1"th LP.


Vcc = +5.0 V \pm 10%, Ta = -30 to 85°C

Parameter	Symbol	Condition	Min.	Max.	Unit
LP cycle	tccL	_	500	_	ns
LP high-level pulse width	twclh	_	55	_	ns
LP low-level pulse width	twcll	_	330	_	ns
FR setup time	t FRDS	_	100	_	ns
FR hold time	t FRDH	_	40	_	ns
F1/F2 setup time	tffds	_	100	_	ns
F1/F2 hold time	t FFDH	_	40	_	ns
Input signal rise time	tr	_	_	50	ns
Input signal fall time	tf	_		50	ns
CIO setup time	tos	_	100	_	ns
CIO hold time	tон	_	40	_	ns
YD to LP allowable time	t set	_	80	_	ns

Vcc = +2.7 V to 4.5 V, Ta = -30 to $85^{\circ}C$

Parameter	Symbol	Condition	Min.	Max.	Unit
LP cycle	t ccL	_	800	_	ns
LP high-level pulse width	twclh	_	100	_	ns
LP low-level pulse width	twcll	_	660	_	ns
FR setup time	t FRDS	_	200	_	ns
FR hold time	t FRDH	_	80	_	ns
F1/F2 setup time	tffds	_	200	_	ns
F1/F2 hold time	t FFDH	_	80	_	ns
Input signal rise time	tr	_	_	100	ns
Input signal fall time	tf	_	_	100	ns
CIO setup time	tos	_	200	_	ns
CIO hold time	tон	_	80	_	ns
YD to LP allowable time	t set	_	150	_	ns

Output Timing Characteristics



 $VCC = +5.0 \text{ V} \pm 10\%$, VDDH = +14.0 to +42.0 V, $Ta = -30 \text{ to } 85^{\circ}C$

Parameter	Symbol	Condition	Min.	Max.	Unit
LP to CIO output delay time	tpdDOC	CL = 15 pF		300	ns
LP to COM output delay time	tpdCCL	VDDH = 14.0 V to 40.0 V	_	350	ns
DOFF to COM output delay time	tpdCDOF		_	700	ns

 $VCC = +2.7 \text{ to } 4.5 \text{ V}, VDDH = +14.0 \text{ to } +28.0 \text{ V}, Ta = -30 \text{ to } 85^{\circ}C$

Parameter	Symbol	Condition	Min.	Max.	Unit
LP to CIO output delay time	tpdDOC	CL = 15 pF	_	600	ns
LP to COM output delay time	tpdCCL	VDDH = 14.0 V to 40.0 V	_	500	ns
DOFF to COM output delay time	tpdCDOF		_	1400	ns

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe, U.S.A) 421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5812 FAX: 042-587-5564

ED International Marketing Department II (ASIA) 421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5814 FAX: 042-587-5110

■ Electronic devices information on the Epson WWW server.

http://www.epson.co.jp/device/

