

SED1751

LCD Common Driver for MLS

■ DESCRIPTION

The 120-output, 3-value low-resistance common (low) driver SED1751 is designed to drive MLS (Multi Line Selection) for enabling high display quality and high-speed response.

Being used with the SED1580, it can drive 4-line MLS by receiving signals from the LCD controller SED1335/1351, etc.

The SED1751 can apply to a wide variety of application since its slim shape is advantageous for narrowing the LCD panel architecture and the logic system power supply can be operated with a low voltage.

Its pad is designed to be easily mounted on a board and the driver output order can be selected in both directions, providing the highest driver operating performance for a 1/240 or 1/480 duty panel.


■ FEATURES

- Number of LCD drive outputs: 120
- Low voltage operation available: 2.7 V (min.)
- Output low On resistance
- High-duty driving available: 1/480 (reference)
- A wide range of liquid crystal drive voltage: +14 to +42 V ($V_{CC} = 2.5$ to 5.5 V)
- Output shift direction-pin selection.
- Number of outputs can be switched between 100 and 120.
- Non-bias display off function
- Logic system power supply: 2.7 V to 5.5 V
- Liquid crystal power supply offset bias for the V_{DDH} and GND levels can be adjusted.
- Slim chip
- Package: SED1751D0B Au Bump Chip
SED1751T0A TCP

This product is not designed to resist radiation.

SED1751

■ PAD LAYOUT



Chip size: 12.19 mm × 2.38 mm
Pad pitch: 80 μm (min.)
Chip thickness: 525 μm ± 25 μm

1) Au bump specifications (SED1751D0B) reference

Au vertical bump

Scribe parallel × scribe vertical ± tolerance

Bump size A: 60 μm × 75 μm ± 4 μm (pad Nos. 1 to 35 and 60 to 131)

Bump size B: 80 μm × 50 μm ± 4 μm (pad Nos. 36 to 59 and 132 to 155)


Bump height: 17 to 28 μm (refer to the delivery specifications for details)

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V _{CC}	−0.3 to +7.0	V
Supply voltage (2)	V _{DDH}	−0.3 to +45.0	V
Supply voltage (3)	±V _I , V _C	GND −0.3 to V _{DDH} +0.3	V
Input voltage	V _I	GND −0.3 to V _{CC} +0.3	V
Output voltage	V _O	GND −0.3 to V _{CC} +0.3	V
CIO output current	I _{O1}	20	mA
Operating temperature	T _{opr}	−30 to +85	°C
Storing temperature (1)	T _{stg1}	−65 to +150	°C
Storing temperature (2)	T _{stg2}	−55 to +100	°C

Notes

1. All voltages refer to GND as 0 V.
2. Storing temperature 1 applies to a situation of a single chip and 2 to a situation where TCP is mounted.
3. For voltages +V_I, V_C and −V_I, be sure to keep the condition of “V_{DDH} ≥ +V_I ≥ V_C ≥ −V_I ≥ GND”.



4. Never float the logic system power supply while the liquid crystal driving system power supply is turned on or allow V_{CC} to go under 2.6 V, otherwise, the LSI may permanently break. Pay special attention to the sequence for turning the system on and off.

■ ELECTRICAL CHARACTERISTICS


● DC Characteristics

GND = 0 V, VCC = +5.0 V ± 10% and Ta = -30 to 85°C unless otherwise specified.

Parameter	Symbol	Condition	Rating			Units	Pin used
			Min.	Typ.	Max.		
Supply voltage (1)	VCC		2.7	5.0	5.5	V	VCC
Operation enabling voltage	VDDH	Operation enabled	8.0	—	42.0	V	VDDH
Supply voltage (2)	+V1	Recommended value	—	—	VDDH	V	+V1
Supply voltage (3)	Vc	Recommended value	—	VDDH/2	—	V	Vc
Supply voltage (4)	-V1	Recommended value	GND	—	—	V	-V1
High-level input voltage	VIH	VCC = 2.7 to 5.5 V	0.8VCC	—	—	V	CIO1, CIO2, FR, YD, LP, SHL, SEL, LSEL, CSEL, DOFF, F1, F2, TEST1
Low-level input voltage	VIL		—	—	0.2VCC	V	
High-level output voltage	VOH	VCC = 2.7 to 5.5 V IOH = -0.3 mA	VCC - 0.4	—	—	V	CIO1, CIO2
Low-level output voltage	VOL		—	—	0.4	V	
Input leakage current	ILI	GND ≤ VIN ≤ VCC	—	—	2.0	μA	LP, YD, SHL, SEL, LSEL, CSEL, F1, F2, DOFF, TEST1, FR
I/O leakage current	ILI/O	GND ≤ VIN ≤ VCC	—	—	5.0	μA	CIO1, CIO2
Static current	IGND	VDDH = 14.0 to 42.0 V VIH = VCC, VIL = GND	—	—	25	μA	GND
Output resistance	RCOM	ΔVON = 0.5 V Recommended condition	—	0.55	0.7	kΩ	COM1 to COM120
		VDDH = +30.0 V VDDH = +40.0 V		—	0.5		
Average operating current consumption (1)	ICC	VCC = +5.0 V, VIH = VCC VIL = GND, fLP = 16.8 kHz fFR = 70 Hz, Input data: 1/240, unloaded	—	10	25	μA	VCC
		VCC = 3.0 V Other conditions are the same as that in the case of VCC = 5 V.	—	7	17		
Average operating current consumption (2)	IDDH	VDDH = +V1 = +30.0 V Vc = VDDH/2, -V1 = 0.0 V VCC = +5.0 V Other conditions are the same as that for ICC.	—	6	13	μA	VDDH
Input pin capacity	CI	Freq. = 1 MHz, Ta = 25°C (for a single chip)	—	—	10	pF	LP, YD, SHL, SEL, LSEL, CSEL, F1, F2, DOFF, TEST1, FR
I/O pin capacity	CI/O		—	—	18	pF	CIO1, CIO2


- **Operating voltage range: $V_{CC} - V_{DDH}$**

The V_{DDH} voltage is required to be set within the $V_{CC} - V_{DDH}$ operating voltage range shown below.



● AC Characteristics

• Input Timing Characteristics



FR latched by “n”th LP is reflected on the output of “n + 1”th LP.


$V_{CC} = +5.0\text{ V} \pm 10\%$, $T_a = -30$ to 85°C

Parameter	Symbol	Condition	Min.	Max.	Unit
LP cycle	t_{CCL}	—	500	—	ns
LP high-level pulse width	t_{wCLH}	—	55	—	ns
LP low-level pulse width	t_{wCLL}	—	330	—	ns
FR setup time	t_{FRDS}	—	100	—	ns
FR hold time	t_{FRDH}	—	40	—	ns
F1/F2 setup time	t_{FFDS}	—	100	—	ns
F1/F2 hold time	t_{FFDH}	—	40	—	ns
Input signal rise time	t_r	—	—	50	ns
Input signal fall time	t_f	—	—	50	ns
CIO setup time	t_{DS}	—	100	—	ns
CIO hold time	t_{DH}	—	40	—	ns
YD to LP allowable time	t_{SET}	—	80	—	ns

$V_{CC} = +2.7\text{ V to }4.5\text{ V}$, $T_a = -30$ to 85°C

Parameter	Symbol	Condition	Min.	Max.	Unit
LP cycle	t_{CCL}	—	800	—	ns
LP high-level pulse width	t_{wCLH}	—	100	—	ns
LP low-level pulse width	t_{wCLL}	—	660	—	ns
FR setup time	t_{FRDS}	—	200	—	ns
FR hold time	t_{FRDH}	—	80	—	ns
F1/F2 setup time	t_{FFDS}	—	200	—	ns
F1/F2 hold time	t_{FFDH}	—	80	—	ns
Input signal rise time	t_r	—	—	100	ns
Input signal fall time	t_f	—	—	100	ns
CIO setup time	t_{DS}	—	200	—	ns
CIO hold time	t_{DH}	—	80	—	ns
YD to LP allowable time	t_{SET}	—	150	—	ns

• Output Timing Characteristics



$V_{CC} = +5.0 \text{ V} \pm 10\%$, $V_{DDH} = +14.0 \text{ to } +42.0 \text{ V}$, $T_a = -30 \text{ to } 85^\circ\text{C}$

Parameter	Symbol	Condition	Min.	Max.	Unit
LP to CIO output delay time	t_{pdDOC}	$CL = 15 \text{ pF}$ $V_{DDH} = 14.0 \text{ V to } 40.0 \text{ V}$	—	300	ns
LP to COM output delay time	t_{pdCCL}		—	350	ns
DOFF to COM output delay time	t_{pdCDOF}		—	700	ns

$V_{CC} = +2.7 \text{ to } 4.5 \text{ V}$, $V_{DDH} = +14.0 \text{ to } +28.0 \text{ V}$, $T_a = -30 \text{ to } 85^\circ\text{C}$

Parameter	Symbol	Condition	Min.	Max.	Unit
LP to CIO output delay time	t_{pdDOC}	$CL = 15 \text{ pF}$ $V_{DDH} = 14.0 \text{ V to } 40.0 \text{ V}$	—	600	ns
LP to COM output delay time	t_{pdCCL}		—	500	ns
DOFF to COM output delay time	t_{pdCDOF}		—	1400	ns

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe, U.S.A)

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5812 FAX: 042-587-5564

ED International Marketing Department II (ASIA)

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5814 FAX: 042-587-5110

■ Electronic devices information on the Epson WWW server.

<http://www.epson.co.jp/device/>

