

SED1590 Series

LCD Segment Driver

■ DESCRIPTION

The segment (column) driver SED1590 having the built-in medium display capacity RAM enables low power demand and high display quality, which are required for handy equipment, and is used with the common (low) driver SED1751 and the power supply IC SCI7500.

This device can be directly connected to the micro processing unit (MPU) bus and is designed to store 8-bit parallel display data sent from the MPU in the built-in display RAM and generate liquid crystal drive signals independently of the MPU. The number of LCD drive outputs is 160 and it has a built-in display RAM of 160 outputs \times 240 lines. Since one dot of the liquid crystal panel pixel corresponds to one dot of the built-in RAM (one-to-one correspondence), display of high degree of freedom can be achieved.

Writing into the built-in RAM from the MPU can be conducted with the minimum power demand since no external operation clock is required. In addition, the MPU need not distinguish several chips even when more than one SED1590s are used since the single chip selection function is available.


The SED1590 can apply to a wide variety of application since its slim shape is advantageous for narrowing the LCD panel architecture and the logic system power supply can be operated with a low voltage.

■ FEATURES


- Number of LCD drive outputs: 160
- Drive duty ratio (max.): 1/240 duty
- RAM data direct display using display data RAM
RAM bit data: 0 = Off, 1 = On (at normal display)
- Built-in display RAM capacity: 160 \times 240 bits
- 8-bit MPU interface
Directly connectable to both 80- and 68-series MPUs.
- Single chip selection function available when several chips are used.
- Various command functions
- Ultra-low current consumption
- Power supply
Logic system: 2.7 to 3.6 V
LCD system: 5.4 to 7.2 V
- Non-bias display off function
- Slim chip
- Package: SED1590D0B Au Bump Chip
SED1590T0A TCP
- This product is not designed to resist radiation or light.

SED1590 Series

■ BLOCK DIAGRAM



■ PAD LAYOUT



Chip size: 14.82 mm × 2.50 mm
 Bump size: 67 μ m × 80 μ m (min.)
 Bump pitch: 100 μ m (min.)
 Bump height: 22.5 \pm 5.5 μ m

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V _{SS}	-7.0 to +0.3	V
Supply voltage (2)	V _{EE}	-8.0 to +0.3	V
Supply voltage (3)	V ₃ , V ₂ , V _C , -V ₂ , -V ₃	V _{EE} to +0.3	V
Input voltage	V _{IN}	V _{SS} -0.3 to +0.3	V
Output voltage	V _{OUT}	V _{SS} -0.3 to +0.3	V
Operating temperature	T _{OPR}	-20 to +85	°C
Storing temperature (1)	T _{STG1}	-65 to +150	°C
Storing temperature (2)	T _{STG2}	-55 to +100	°C

Notes

1. All voltages refer to V_{DD} as 0 V.
2. Storing temperature (1) applies to a bare chip or plastic package product and (2) to when TCP is mounted.
3. For voltages V₃, V₂, V_C, -V₂ and -V₃, be sure to keep the condition of "V_{DD} ≥ V₃ > V₂ > V_C > -V₂ > -V₃ ≥ V_{EE}".
4. If the LSI is used outside the absolute maximum ratings, it may permanently break. Use under the electrical characteristics conditions is recommended for normal operation, otherwise, the LSI may malfunction, disadvantageously affecting its reliability.

SED1590 Series

■ ELECTRICAL CHARACTERISTICS


● DC Characteristics

$V_{DD} = V_3 = 0 \text{ V}$, $V_{SS} = -3.0 \text{ V}$, $V_{EE} = -V_3 = -6.0 \text{ V}$, $V_2 = -1.5 \text{ V}$, $V_C = -3.0 \text{ V}$, $-V_2 = -4.5 \text{ V}$ and $T_a = -20 \text{ to } 85^\circ\text{C}$ unless otherwise specified.

Parameter	Symbol	Condition	Rating			Units	Pin used
			Min.	Typ.	Max.		
Supply voltage (1)	V_{SS}		-3.6	-3.0	-2.7	V	V_{SS}
Supply voltage (2)	V_{EE}		-7.2	-6.0	-5.4	V	V_{EE}
Supply voltage (3)	V_3		—	—	V_{DD}	V	V_3
Supply voltage (4)	V_2		—	$0.25V_{EE}$	—	V	V_2
Supply voltage (5)	V_C		—	$0.50V_{EE}$	—	V	V_C
Supply voltage (6)	$-V_2$		—	$0.75V_{EE}$	—	V	$-V_2$
Supply voltage (7)	$-V_3$		V_{EE}	—	—	V	$-V_3$
High-level input voltage	V_{IHC}		$0.3V_{SS}$	—	V_{DD}	V	*1
Low-level input voltage	V_{ILC}		V_{SS}	—	$0.7V_{SS}$	V	*1
High-level output voltage	V_{OH}	$I_{OH} = -0.6 \text{ mA}$	$V_{DD} - 0.4$	—	V_{DD}	V	*2
Low-level output voltage	V_{OL}	$I_{OL} = +0.6 \text{ mA}$	V_{SS}	—	$V_{SS} + 0.4$	V	*2
Schmitt high-level input voltage	V_{IHS}		$0.3V_{SS}$	—	V_{DD}	V	\overline{RES}
Schmitt low-level input voltage	V_{ILS}		V_{SS}	—	$0.7V_{SS}$	V	\overline{RES}
Input leakage current	I_{LI}	$V_{SS} \leq V_{IN} \leq V_{DD}$	—	—	5.0	μA	*3
I/O leakage current	$I_{LI/O}$	$V_{IN} = V_{DD}, V_{SS}$	—	—	5.0	μA	*4
Driver output resistance	R_{ON}	$V_{SS} = -3.0 \text{ V}$, $V_{EE} = -6.0 \text{ V}$ $V_3 = 0 \text{ V}$, $V_2 = -1.5 \text{ V}$ $V_C = -3.0 \text{ V}$, $-V_2 = -4.5 \text{ V}$ $-V_3 = -6.0 \text{ V}$, $\Delta V = 0.5 \text{ V}$	—	0.6	1.0	$\text{k}\Omega$	O1 to O160
Static current consumption	I_{SSQ}	$V_{IN} = V_{DD} \text{ or } V_{SS}$	—	—	5	μA	V_{SS}
Static current consumption	I_{EEQ}	$V_{EE} = -6.0 \text{ V}$	—	—	5	μA	V_{EE}
Dynamic current consumption	I_{SSOP1}	MPU access *6	—	1.5	2.0	mA	V_{SS}
Dynamic current consumption	I_{SSOP2}	MPU no access *6	—	90	130	μA	V_{SS}
Dynamic current consumption	I_{EEOP}	$V_{EE} = -6.0 \text{ V}$	—	12	20	μA	V_{EE}
Input pin capacity	C_I	Freq. = 1 MHz, $T_a = 25^\circ\text{C}$ (for a single chip)	—	—	8	pF	*3
I/O pin capacity	$C_{I/O}$		—	—	15	pF	*4
Output pin capacity	C_O		—	—	7	pF	\overline{SLP}
Oscillating frequency	f_{osc}	$T_a = 25^\circ\text{C}$	—	24	—	kHz	*5

Supplementary explanation on DC characteristics

- *1 • Input pins of A0, $\overline{\text{RES}}$, $\overline{\text{CS}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$, C86, OSC1, M/S, LR0 and LR1.
- I/O pins (in input mode) of Ds 0 to 7, CL, FR, CA, $\overline{\text{DOFF}}$, $\overline{\text{SLP}}$, F1 and F2.
- *2 • I/O pins (in output mode) of Ds0 to 7, CL, FR, CA, $\overline{\text{DOFF}}$, F1 and F2.
- Output pins of OSC2, OSC3 and $\overline{\text{SLP}}$.
- *3 • Input pins of A0, $\overline{\text{RES}}$, $\overline{\text{CS}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$, C86, OSC1, M/S, LR0 and LR1.
- *4 • I/O pins (in input mode) of Ds0 to 7, CL, FR, CA, $\overline{\text{DOFF}}$, $\overline{\text{SLP}}$, F1 and F2.
- *5 • Local oscillation circuit using CR




$$\text{Oscillating frequency: } f \approx 1/(2.2CR)$$

- *6 • Frame frequency of 60 Hz, duty of 1/200 and CR oscillation of 24 kHz are used by 2 dividing.
- C = 100 pF and R of CR oscillation is adjusted to 24 kHz by variable resistance.
- MPU access is in a cycle time of 1,333 ns (750 kHz) and display data is consecutively written.
- Display data repeats black and white every 4 lines.

SED1590 Series

● AC Characteristics

• System bus



(Ta = -20 to 85°C, Vss = -3.0 to -3.6 V)

Signal	Symbol	Parameter	Min.	Max.	Unit	Measuring conditions, etc.
A0	tAH8 tAW8	Address hold time Address setup time	5 5	— —	ns ns	—
WR, RD	tCYC tCYC2 tCCH tCCLW tCCLR	Write cycle Read cycle (status read/output port read) Control pulse H width Control pulse L width (WR) Control pulse L width (RD)	1300 300 600 50 140	— — — — —	ns ns ns ns ns	—
D0 to D7	tDS8 tDH8 tACC8 tOH8	Data setup time Data hold time Read access time Output disable time	35 5 — 30	— — 140 90	ns ns ns ns	CL = 100 pF


- The input signal rise and fall times (tr and tf) are specified at 15 ns or lower.
- All timings are specified by referring to 20% and 80% of VDD – Vss.
- tCCLW and tCCLR are specified by the overlap period when CS, WR and RD are at “L” level.
- These specifications only guarantee writing of display data into the RAM, output port and status reading.

(Ta = -20 to 85°C, Vss = -2.7 to -3.0 V)

Signal	Symbol	Parameter	Min.	Max.	Unit	Measuring conditions, etc.
A0	tAH8 tAW8	Address hold time Address setup time	5 5	— —	ns ns	—
WR, RD	tcYC tcYC2 tcCH tcCLW tcCLR	Write cycle Read cycle (status read/output port read) Control pulse H width Control pulse L width (\overline{WR}) Control pulse L width (\overline{RD})	1600 350 900 70 160	— — — — —	ns ns ns ns ns	—
D0 to D7	tDS8 tDH8 tACC8 tOH8	Data setup time Data hold time Read access time Output disable time	50 5 — 40	— 160 160 110	ns ns ns ns	CL = 100 pF

- The input signal rise and fall times (t_r and t_f) are specified at 15 ns or lower.
- All timings are specified by referring to 20% and 80% of VDD – Vss.
- tcCLW and tcCLR are specified by the overlap period when \overline{CS} , \overline{WR} and \overline{RD} are at "L" level.
- These specifications only guarantee writing of display data into the RAM, output port and status reading.

• Read/write characteristics II (68-series MPU)



(Ta = -20 to 85°C, Vss = -3.0 to -3.6 V)

Signal	Symbol	Parameter	Min.	Max.	Unit	Measuring conditions, etc.
A0, R/W	tAH6 tAW6	Address hold time Address setup time	5 5	— —	ns ns	—
E	tcYC tcYC2 tcCH tcCLW tcCLR	Write cycle Read cycle (status read/output port read) Control pulse H width Control pulse L width (\overline{WR}) Control pulse L width (\overline{RD})	1300 300 600 50 140	— — — — —	ns ns ns ns ns	—
D0 to D7	tDS6 tDH6 tACC6 tOH6	Data setup time Data hold time Read access time Output disable time	35 5 — 30	— 140 140 90	ns ns ns ns	CL = 100 pF

- The input signal rise and fall times (t_r and t_f) are specified at 15 ns or lower.
- All timings are specified by referring to 20% and 80% of VDD – Vss.
- tcCLW and tcCLR are specified by the overlap period when \overline{CS} , \overline{WR} and \overline{RD} are at "L" level.
- These specifications only guarantee writing of display data into the RAM, output port and status reading.


SED1590 Series

(Ta = -20 to 85°C, Vss = -2.7 to -3.0 V)

Signal	Symbol	Parameter	Min.	Max.	Unit	Measuring conditions, etc.
A0, R/W	t _{AH6} t _{AW6}	Address hold time Address setup time	5 5	— —	ns ns	—
E	t _{CYC}	Write cycle	1600	—	ns	—
	t _{CYC2}	Read cycle (status read/output port read)	350	—	ns	
	t _{CCH}	Control pulse H width	900	—	ns	
	t _{CCLW}	Control pulse L width (WR)	70	—	ns	
	t _{CCLR}	Control pulse L width (RD)	160	—	ns	
D0 to D7	t _{DS6} t _{DH6} t _{AACC6} t _{OH6}	Data setup time Data hold time Read access time Output disable time	50 5 — 40	— — 160 110	ns ns ns ns	CL = 100 pF

- The input signal rise and fall times (tr and tf) are specified at 15 ns or lower.
- All timings are specified by referring to 20% and 80% of VDD – Vss.
- t_{CCLW} and t_{CCLR} are specified by the overlap period when CS, WR and RD are at “L” level.
- These specifications only guarantee writing of display data into the RAM, output port and status reading.

• Output timing characteristics



(Ta = -20 to 85°C, Vss = -2.7 to -3.6 V)

Signal	Symbol	Parameter	Min.	Typ.	Max.	Unit	Measuring conditions
CL	t _{hCL}	CL pulse width	100	—	1000	ns	CL = 100 pF
FR	t _{tdCFR}	FR output delay	10	—	1000	ns	
CA	t _{tdCCA}	CA output delay	10	—	1000	ns	
F1, F2	t _{tdCF}	F1/F2 output delay	10	—	1000	ns	
On	t _{tdCO}	On output delay	—	—	500	ns	

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

SEIKO EPSON CORPORATION**ELECTRONIC DEVICES MARKETING DIVISION****IC Marketing & Engineering Group**

ED International Marketing Department I (Europe, U.S.A)
421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5812 FAX: 042-587-5564

ED International Marketing Department II (ASIA)
421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5814 FAX: 042-587-5110

■ Electronic devices information on the Epson WWW server.

<http://www.epson.co.jp/device/>

