

# SED1220 Series

## Dot Matrix LCD Controller Driver

- 12 chara x 3 line (5 x 8 dot)
- Built-in Character Generator ROM and RAM
- Built-in Power Supply Circuit for LCD

### OVERVIEW

SED1220 is a dot matrix LCD controller/driver for character display. Using 4bits data, 8bits data or serial data being provided from the micro computer, it displays up to 24 characters, 4 user defined characters and up to 120 symbols. Up to 256 types of built-in character generator ROMs are prepared. Each character font is consisted of 5 × 8 dots. It also contains the RAM for displaying 4 user defined characters each font consisting of 5 × 8 dots. It is symbol register allows character display with high degree of freedom. This handy equipment can be operated with minimum power consumption with its low power consumption design, standby and sleeping mode.


### FEATURES

- Built-in data display RAM – 36 characters + 4 user defined characters + 120 symbols.
- CG ROM (For up to 256 characters), CG RAM (for 4 characters) and symbol register (for 120 symbols).
- No. of display digit and lines
  - < In normal mode >
    - (1) (12 digits + 4 segments for signal) × 3 lines + 120 symbols + 5 static symbols (SED1220D\*\*)
    - (2) (12 digits + 4 segments for signal) × 2 lines + 120 symbols + 5 static symbols (SED1221D\*\*)
    - (3) 12 digits × 2 lines + 120 symbols + 5 static symbols (SED1222D\*A)
    - (4) 12 digits × 2 lines + 120 symbols + 10 static symbols (SED122AD\*B)
  - < In standby mode >
    - (1) 5 static symbols
    - (2) 5 static symbols
- Built-in CR oscillation circuit (C and R contained)
- Accepts external clock input
- High-speed MPU interface
  - Affords interface with both 68/80 system MPUs
  - Affords interface through 4 bits and 8 bits
- Affords serial interface
- Character font consists of 5 × 8 dots
- Duty ratio
  - (1) 1/26
  - (2) 1/18
- Simplified command setting
- Built-in power circuit for driving liquid crystal
  - Power amplifier circuit, power regulation circuit and voltage followers × 4
- Built-in electronic volume function
- Low power consumption
  - 80 μA max. (In normal operation, including operating current of the power supply).
  - TBD μA max. (In standby mode for displaying static icon).
  - TBD μA max. (In sleeping mode when display is turned off).
- Power supply
  - VDD - VSS -2.4 V to -3.6 V
  - VDD - V5 -4.0 V to -6.0 V
- Temperature range for wide range operation
  - Ta = -30 to 85°C
- CMOS process
- Shipping style
 


Chip (Al pad product)	SED1222D*A
Chip (Au bump product)	SED122*D*B
TCP	SED122*T**
- This unit does not employ radiation protection design

# SED1220 Series

## ■ BLOCK DIAGRAM



## ■ CHIP SPECIFICATION (SED1220D\*\*, SED1221D\*\*, SED122AD\*\*)



SED122\*D\*\*

↑  
 Digits prepared for CGROM pattern changes

Chip size: 7.70 × 2.77 mm  
 Pad pitch: 100 μm (Minimum)  
 Chip thickness (for reference): 625 ± 25 μm (SED122\*D\*A)  
 (SED122\*D\*B)

- 1) A1 pad specifications
 

Pad size on Y side:	75 μm × 135 μm
Pad size on X side:	135 μm × 75 μm
- 2) Au bump specifications
 

Bump size on Y side:	69 μm × 129 μm
Bump size on X side:	129 μm × 69 μm
Bump height (for reference)	22.5 μm ± 5.5 μm


<Fuse Pines>

- 1) Al pad. pad size 86 μm × 75 μm
- 2) Au bump
 

Bump size	80 μm × 69 μm
-----------	---------------

# SED1220 Series

## SED1222D\*\*



SED1222D\*\*  
↑  
Digits prepared for CGROM pattern changes


Chip size: 7.70 × 2.77 mm  
Pad pitch: 124 μm (Min.)  
Chip thickness (for reference): 625 ± 50 μm (SED1222D\*A)

- 1) A1 pad specifications
- |                     |   |
|---------------------|---|
| Pad size on Y side: | 90 μm × 96 μm                               |
| Pad size on X side: | 96 μm × 90 μm (PAD. NO 1–11, 28–32, 52–108) |
|                     | 175 μm × 135 μm (PAD. NO 12–27)             |

<Fuse Pines>  
1) Al pad. pad size 86 μm × 75 μm

## ■ ABSOLUTE MAXIMUM RATINGS

Item		Symbol	Standard value	Unit
Power supply voltage (1)		V <sub>SS</sub>	−6.0 to +0.3	V
Power supply voltage (2)		V <sub>5</sub> , V <sub>out</sub>	−6.0 to +0.3	V
Power supply voltage (3)		V <sub>1</sub> , V <sub>2</sub> , V <sub>3</sub> , V <sub>4</sub>	V <sub>5</sub> to +0.3	V
Input voltage		V <sub>IN</sub>	V <sub>SS</sub> −0.3 to +0.3	V
Output voltage		V <sub>O</sub>	V <sub>SS</sub> −0.3 to +0.3	V
Operating temperature		T <sub>opr</sub>	−30 to +85	°C
Storage temperature	TCP	T <sub>str</sub>	−55 to +100	°C
	Bare chip		−65 to +125	



- Notes:
1. All the voltage values are based on V<sub>DD</sub> = 0 V.
  2. For voltages of V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub> and V<sub>4</sub>, keep the condition of V<sub>DD</sub> ≥ V<sub>1</sub> ≥ V<sub>2</sub> ≥ V<sub>3</sub> ≥ V<sub>4</sub> ≥ V<sub>5</sub> and V<sub>DD</sub> ≥ V<sub>SS</sub> ≥ V<sub>5</sub> ≥ V<sub>OUT</sub> at all times.
  3. If the LSI is used exceeding the absolute maximum ratings, it may lead to permanent destruction. In ordinary operation, it is desirable to use the LSI in the condition of electrical characteristics. If the LSI is used out of this condition, it may cause a malfunction of the LSI and have a bad effect on the reliability of the LSI.

# SED1220 Series

## ■ DC CHARACTERISTICS

(V<sub>DD</sub> = 0 V, V<sub>SS</sub> = -3.6 V to -2.4 V, Ta = -30 to 85°C unless otherwise specified.)

Item	Symbol	Condition	min	typ	max	Unit	Applicable pin
Power supply voltage (1)	Recommended operation	V <sub>SS</sub>	-3.6	-3.0	-2.4	V	V <sub>SS</sub>
	Operatable		-5.5	-3.0	-2.4		*1
	Data retain voltage		-5.5		-2.0		
Power supply voltage (2)	Recommended operation	V <sub>5</sub>	-6.0		-4.0	V	V <sub>5</sub>
	Operatable		-6.5		-4.0		*2
	Operatable	V <sub>1</sub> , V <sub>2</sub>	0.6×V <sub>5</sub>		V <sub>DD</sub>	V	V <sub>1</sub> , V <sub>2</sub>
	Operatable	V <sub>3</sub> , V <sub>4</sub>	V <sub>DD</sub>		0.4×V <sub>5</sub>	V	V <sub>3</sub> , V <sub>4</sub>
High-level input voltage	V <sub>IHC</sub>		0.2×V <sub>SS</sub>		V <sub>DD</sub>	V	*3
Low-level input voltage	V <sub>ILC</sub>		V <sub>SS</sub>		0.8×V <sub>SS</sub>	V	*3
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-1.0		1.0	μA	*3
LC driver ON resistance	R <sub>ON</sub>	Ta=25°C V <sub>5</sub> =-7.0V ΔV=0.1V		20	40	KΩ	COM, SEG *4
Static current consumption	I <sub>DDQ</sub>			0.1	5.0	μA	V <sub>DD</sub>
Dynamic current consumption	I <sub>DD</sub>	Display State	V <sub>5</sub> = -6 V without load		80	μA	V <sub>DD</sub> *5
		Sleep state	Oscillation OFF, Power OFF		5	μA	V <sub>DD</sub>
		Access state	f <sub>cyc</sub> =200KHz		500	μA	V <sub>DD</sub> *6
Input pin capacity	C <sub>IN</sub>	Ta=25°C f=1MHz		5.0	8.0	pF	*3

Frame frequency	f <sub>FR</sub>	Ta=25°C V <sub>SS</sub> =-3.0V	70	100	130	Hz	*10
External clock frequency	f <sub>ck</sub>	Display of 2 lines		23.4		KHz	*10 *11
	f <sub>ck</sub>	Display of 3 lines		33.8		KHz	*10 *11

Reset time	t <sub>R</sub>		1.0			μs	*7
Reset pulse width	t <sub>RW</sub>		10			μs	*8
Reset start time	t <sub>RES</sub>		50			ns	*8

### Dynamic system

Built-in power supply	Input voltage	V <sub>S1</sub>		-2.1		V	*9
	Amplified voltage output voltage	V <sub>OUT</sub>	When voltage is doubled	-6.0		V	V <sub>OUT</sub>
	Voltage follower operating voltage	V <sub>5</sub>		-6.0	-3.5	V	
	Reference voltage	V <sub>REG</sub>	Ta = 25°C	-2.0		V	

\*1: A wide operating voltage range is guaranteed but an abrupt voltage variation in the access status of the MPU is not guaranteed.


\*2: When the voltage is Tripled, care must be paid to supply the voltage V<sub>SS</sub> so that operating voltage of V<sub>OUT</sub> and V<sub>5</sub> may not be exceeded.

\*3: D0 to D5, D6 (SCL), D7 (SI), A0, RES,  $\overline{\text{CS}}$   $\overline{\text{WR}}$  (E), P/ S, IF

\*4: This is a resistance value when a voltage of 0.1 V is applied between output pin SEG<sub>n</sub>, SEG<sub>S</sub><sub>n</sub>, COM<sub>n</sub> or COM<sub>S</sub><sub>n</sub>, and each power pin (V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub> or V<sub>4</sub>). It is specified in the range of operating voltage (2).

$$R_{ON} = 0.1 \text{ V} / \Delta I$$

(ΔI: Current flowing when 0.1 V is applied between the power and output)


\*5: Character “” display. This is applicable to the

case where no access is made from the MPU and the built-in power circuit and oscillating circuit are in operation.

\*6: Current consumption when data is always written by  $f_{cyc}$ . The current consumption in the access state is almost proportional to the access frequency ( $f_{cyc}$ ). When no access is made, only  $I_{DD}$  (I) occurs.

\*7:  $t_R$  (reset time) indicates the internal circuit reset completion time from the edge of the RES signal. Accordingly, the SED1220 usually enters the operating state after  $t_R$ .

\*8: Specifies the minimum pulse width of the RES signal. It is reset when a signal having the pulse width greater than  $t_{RW}$  is entered.



All signal timings are based on 20% and 80% of  $V_{SS}$  signals.

\*9: When operating the boosting circuit, the power supply  $V_{SS}$  must be used within the input voltage range.


\*10: The  $f_{osc}$  frequency of the oscillator circuit for internal circuit drive may differ from the  $f_{BST}$  boosting clock on some models. The following provides the relationship between the  $f_{osc}$  frequency,  $f_{BST}$  boosting clock, and  $f_{FR}$  frame frequency.

$$f_{osc} = (\text{No. of digits}) \times (1/\text{Duty}) \times f_{FR}$$

$$f_{BST} = (1/2) \times (1/\text{No. of digits}) \times f_{osc}$$

\*11: When operations are performed using the external clock instead of the built-in oscillation circuit, following waveforms must be entered.

- Duty =  $(t_h/t_{osc}) \times 100 = 70\text{-}80\%$
- $f_{osc} = 1/t_{osc}$



# SED1220 Series

SED122\*DA\*

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Code	0																
	1																
	2																
	3																
	4																
	5																
	6																
	7																
	8																
	9																
	A																
	B																
	C																
	D																
	E																
	F																



SED122\*DB\*

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Code	0																
	1	±	≡	∇	△	∕	∕	∕	∕	∕	∕	∕	∕	∕	∕	∕	∕
	2		!	"	#	\$	%	&	'	(	)	*	+	,	-	.	/
	3	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
	4	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	
	5	P	Q	R	S	T	U	V	W	X	Y	Z	[	\	]	^	_
	6	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o	
	7	P	Q	R	S	T	U	V	W	X	Y	Z	[	\	]	^	_
	8	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
	9	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	
	A	P	Q	R	S	T	U	V	W	X	Y	Z	[	\	]	^	_
	B	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o	
	C	P	Q	R	S	T	U	V	W	X	Y	Z	[	\	]	^	_
	D	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	
	E	P	Q	R	S	T	U	V	W	X	Y	Z	[	\	]	^	_
	F	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o	

# SED1220 Series

SED122\*DG\*

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Code	0																
	1																
	2																
	3																
	4																
	5																
	6																
	7																
	8																
	9																
	A																
	B																
	C																
	D																
	E																
	F																

# SED1220 Series

---

## NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1996 All right reserved.

---

## **SEIKO EPSON CORPORATION**

### **ELECTRONIC DEVICE MARKETING DEPARTMENT**

#### **IC Marketing & Engineering Group**

421-8 Hino, Hino-shi, Tokyo 191, JAPAN  
Phone: 0425-87-5816 FAX: 0425-87-5624

#### **International Marketing Department I (Europe, U.S.A.)**

421-8 Hino, Hino-shi, Tokyo 191, JAPAN  
Phone: 0425-87-5812 FAX: 0425-87-5564

#### **International Marketing Department II (Asia)**

421-8 Hino, Hino-shi, Tokyo 191, JAPAN  
Phone: 0425-87-5814 FAX: 0425-87-5110

Issue Nov. 1996, printed in Japan ㊞