


Product Description

The SL-4524 is Stanford Microdevices' high-linearity 45W LDMOS transistor designed for base station applications at or near 2400 MHz. Rated for minimum output power of 45W, it is ideal for CDMA, TDMA, GSM, FM, Single or Multi-Carrier Power Amplifiers in Class A or AB operation.


Patented LDMOS Technology is used to achieve high performance and reliability at a low cost. Dual nitride passivation and gold metallization ensure excellent device performance and reliability.




SL-4524

2400 MHz 45W

**26.5V RF Power N-Channel
Enhancement Mode LDMOS**



Model SL-45241



Model SL-45242

Available in pill or flange ceramic packages

Product Features

- Patented, High Reliability LDMOS Technology
- Low intermodulation distortion: -30dBc at 45W (PEP).
- Industry Standard Packages
- Surface-Mountable

Applications

- CDMA, TDMA, GSM, FM
- Single/Multi-Carrier Applications in Class A or AB operation

RF and Functional Tests

(Tc=25°C unless otherwise specified, Stanford Microdevices broadband fixture)

Symbol	Rating	Unit	Min	Typ	Max
G _{pln}	Linear Power Gain, Single Tone (CW) (V _{ds} =26.5V, I _{dq} =480mA, P _{out} =10W, f=2390 MHz)	dB	7.0	8.5	-
G _{ps}	Compressed Power Gain, Single Tone (CW) (V _{ds} =26.5V, I _{dq} =480mA, P _{out} =45W, f=2390 MHz)	dB	6.0	7.5	-
η	Drain Efficiency, Single Tone (CW) (V _{ds} =26.5V, I _{dq} =480mA, P _{out} =45W, f=2390 MHz)	%	25	33	-
IMD	Intermodulation Distortion, Two Tone (V _{ds} =26.5V, I _{dq} =480mA, P _{out} =45W PEP, f1=2390 MHz, f2=2390.1 MHz)	dBc	-	-32	-30
VSWR	Load Mismatch Survivability (V _{ds} = 26.5V, I _{dq} = 480mA, P _{out} = 45W, f= 2390 MHz)	-	10:1	-	-

The information provided herein is believed to be reliable at press time. Stanford Microdevices assumes no responsibility for inaccuracies or omissions.

Stanford Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. Stanford Microdevices does not authorize or warrant any Stanford Microdevices product for use in life-support devices and/or systems.

Copyright 1999-2000 Stanford Microdevices, Inc. All worldwide rights reserved.

522 Almanor Ave., Sunnyvale, CA 94086

Phone: (800) SMI-MMIC

<http://www.stanfordmicro.com>

<http://www.LDMOS.com>

SL-4524 45W, 26.5V N-Channel Enhancement Mode LDMOS
AC Characteristics



Symbol	Rating	Unit	Min	Typ	Max
Coss	Output Capacitance (Vds=26V, Vgs=0V, f=1MHz)	pF	-	62	-
Crss	Feedback Capacitance (Vds=26V, Vgs=0V, f=1MHz)	pF	-	2.8	-



Electrical DC Characteristics (Tc=25°C unless otherwise specified)



Symbol	Characteristics	Unit	Min	Typ	Max
BVdss	Drain to Source Voltage, gate connected to source (Vgs=0V, Ids=1mA)	Volts	65	-	-
Idss	Drain to Source Leakage Current (Vds=28V, Vgs=0)	mA	-	-	2.0
Igss	Gate to Source Leakage Current (Vgs=20V, Vds=0)	uA	-	-	2.0
Vth	Threshold Voltage (Vds=10V, Ids=1mA)	Volts	2.0	3.0	5.0
Vgs (on)	Gate Quiescent Voltage (Vds=26V, Ids=450mA)	Volts	3.0	4.0	6.0
Vds (on)	Drain to Source On Voltage (Vgs=10V, Ids=1A)	Volts	-	0.14	
Gm	Forward Transconductance (Vds=10V, Ids=5A)	S	2.2	3.0	-

Thermal Characteristics


Symbol	Characteristics	Unit	Min	Typ	Max
θjc	Thermal Resistance, Junction to Case	°C/W	-	-	1.3

SL-4524 45W, 26.5V N-Channel Enhancement Mode LDMOS
Power Gain vs Output Power

Intermodulation Distortion vs. Output Power


SL-4524 45W, 26.5V N-Channel Enhancement Mode LDMOS
Intermodulation Distortion vs. Output Power

Power Gain & Efficiency vs. Output Power


SL-4524 45W, 26.5V N-Channel Enhancement Mode LDMOS



SL-4524 45W, 26.5V N-Channel Enhancement Mode LDMOS



Frequency MHz	Z Source	Z Load
2330	1.71 - j4.76	0.31 - j1.55
2340	1.70 - j4.73	0.31 - j1.53
2350	1.69 - j4.69	0.31 - j1.51
2360	1.68 - j4.66	0.31 - j1.49
2370	1.67 - j4.63	0.31 - j1.47
2380	1.67 - j4.63	0.30 - j1.45
2390	1.67 - j4.60	0.30 - j1.44
2400	1.66 - j4.57	0.30 - j1.42
2410	1.65 - j4.54	0.30 - j1.40
2420	1.64 - j4.48	0.30 - j1.38
2430	1.63 - j4.45	0.30 - j1.36


Series Equivalent Input and Output Impedances, V_{dd}= 26.5V, I_{dq}= 480mA

DC Safe Operating Area



SL-4524 45W, 26.5V N-Channel Enhancement Mode LDMOS

Mean Time To Failure



SL-4524 45W, 26.5V N-Channel Enhancement Mode LDMOS

Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Drain to Source, gate connected to source	BV _{dss}	65	Volts
Gate to Source Voltage	BV _{gs}	+/- 20	Volts
Total Device Dissipation @T _{case} =70°C Derate above 70°C	P _d	100 0.8	Watts W/°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Operating Junction Temperature	T _j	200	°C


Part Number Ordering Information

Part Number	Package
SL-45241	Pill
SL-45242	Flange

Caution:

MOS Devices are susceptible to damage from ElectroStaticDischarge (ESD). Appropriate precautions in handling, packaging and testing MOS devices must be observed.

Pill Package



Note:

- 1) Cut lead identifies drain.
- 2) Dimensions are in inches.
- 3) Tolerances:
 .XX +/- .01
 .XXX +/- .005

Flange Package

