

**High-Speed 5.0 Mb/s Optocoupler  
Small Outline Surface Mount**
**FEATURES**

- Data Rate 5.0 Mb/s (2.5 Mb/s over Temperature)
- Buffer
- Isolation Test Voltage, 3000 V<sub>RMS</sub> for 1.0 s
- TTL, LSTTL and CMOS Compatible
- Internal Shield for Very High Common Mode Transient Immunity
- Wide Supply Voltage Range (4.5 to 15 V)
- Low Input Current (1.6 mA to 5.0 mA)
- Specified from 0°C to 85°C
- VDE 0884 Available with Option 1

**APPLICATIONS**

- Industrial Control
- Replace Pulse Transformers
- Routine Logic Interfacing
- Motion/Power Control
- High Speed Line Receiver
- Microprocessor System Interfaces
- Computer Peripheral Interfaces

**DESCRIPTION**


The single channel 5.0 Mb/s SFH6720T and SFH6721T high speed optocoupler consists of a GaAlAs infrared emitting diode, optically coupled with an integrated photodetector. The detector incorporates a Schmitt-Trigger stage for improved noise immunity. A Faraday shield provides a common mode transient immunity of 1000 V/μs at  $V_{CM}=50$  V for SFH6720T and 2500 V/μs at  $V_{CM} = 400$  V for SFH6721T.

The SFH6720T and SFH6721T uses an industry standard SOIC-8A package.

**Truth Table SFH6720T and SFH6721T**

(Positive Logic)

IR Diode	Output
on	H
off	L


**Maximum Ratings**

Parameter	Sym.	Min.	Max.	Units
<b>Emitter</b>				
Reverse Voltage	$V_R$	—	3.0	V
DC Forward Current	$I_F$	—	10	mA
Surge Forward Current (tp≤1.0 μs, 300 pulses/s)	$I_{FSM}$	—	1.0	A
Total Power Dissipation	$P_{tot}$	—	20	mW
<b>Detector</b>				
Supply Voltage	$V_{CC}$	-0.5	15	V
Output Voltage	$V_O$	-0.5	15	V
Average Output Current	$I_O$	—	25	mA
Total Power Dissipation	$P_{tot}$	—	100	mW
<b>Package</b>				
Storage Temperature Range	$T_{stg}$	-55	125	°C
Ambient Temperature Range	$T_A$	-40	100	°C
Lead Soldering Temperature (t=10 s)	$T_S$	—	260	°C
Isolation Test Voltage (t=1.0 s)	$V_{ISO}$	3000	—	V <sub>RMS</sub>
Pollution Degree	—	—	2	—
Creepage Distance and Clearance	—	4.0	—	mm
Comparative Tracking Index per DIN IEC112/VDE 0303, part 1	—	175	400	—
Isolation Resistance	$V_{IO}=500$ V, $T_A=25^\circ\text{C}$	$R_{ISO}$	$10^{12}$	—
	$V_{IO}=500$ V, $T_A=100^\circ\text{C}$		$10^{11}$	—
$\Omega$				

## Recommended Operating Conditions

A 0.1  $\mu\text{F}$  bypass capacitor connected between pins 5 and 8 must be used.

Parameter	Symbol	Min.	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	15	V
Forward Input Current	$I_{Fon}$	1.6 <sup>(1)</sup>	5.0	mA
Forward Input Current	$I_{Foff}$	—	0.1	mA
Operating Temperature	$T_A$	-40	85	°C

1. We recommend using a 2.2 mA to permit at least 20% CTR degradation guard band.


## Characteristics

$-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ ;  $4.5 \text{ V} \leq V_{CC} \leq 15 \text{ V}$ ;  $1.6 \text{ mA} \leq I_{Fon} \leq 5.0 \text{ mA}$ ;  $2.0 \leq V_{EH} \leq 15 \text{ V}$ ;  $0 \leq V_{EL} \leq 0.8 \text{ V}$ ;  $0 \text{ mA} \leq I_{Foff} \leq 0.1 \text{ mA}$

Typical values:  $T_A=25^\circ\text{C}$ ;  $V_{CC}=5.0 \text{ V}$ ;  $I_{Fon}=3.0 \text{ mA}$  unless otherwise specified

Parameter	Sym.	Min.	Typ.	Max.	Unit	Test Condition
<b>Emitter</b>						
Forward Voltage	$V_F$	—	1.6	1.75	V	$I_F=5.0 \text{ mA}, T_A=25^\circ\text{C}$
		—	—	1.9	V	$I_F=5.0 \text{ mA}$
Input Current Hysteresis	$I_{HYS}$	—	0.1	—	mA	$V_{CC}=5.0 \text{ V}, I_{HYS}=I_{Fon}-I_{Foff}$
Reverse Current	$I_R$	—	0.5	10	$\mu\text{A}$	$V_R=3.0 \text{ V}, T_A=25^\circ\text{C}$
Capacitance	$C_O$	—	60	—	pF	$V_R=0 \text{ V}, f=1.0 \text{ MHz}, T_A=25^\circ\text{C}$
Thermal Resistance	$R_{thJA}$	—	700	—	K/W	—
<b>Detector</b>						
Logic Low Output Voltage	$V_{OL}$	—	—	0.5	V	$I_{OL}=6.4 \text{ mA}$
Logic High Output Voltage	$V_{OH}$	2.4	*	—	V	$I_{OH}=-2.6 \text{ mA}, *V_{OH}=V_{CC}-1.8 \text{ V}$
Output Leakage Current ( $V_{OUT}>V_{CC}$ )	$I_{OHH}$	—	0.5	100	$\mu\text{A}$	$V_O=5.5 \text{ V}, V_{CC}=4.5 \text{ V}, I_F=5.0 \text{ mA}$
		—	1.0	500	$\mu\text{A}$	$V_O=15 \text{ V}, V_{CC}=4.5 \text{ V}, I_F=5.0 \text{ mA}$
Logic Low Supply Current	$I_{CCL}$	—	3.7	6.0	mA	$V_{CC}=5.5 \text{ V}, I_F=0$
		—	4.1	6.5	mA	$V_{CC}=15 \text{ V}, I_F=0$
Logic High Supply Current	$I_{CCH}$	—	3.4	4.0	mA	$V_{CC}=5.5 \text{ V}, I_F=5.0 \text{ mA}$
		—	3.7	5.0	mA	$V_{CC}=15 \text{ V}, I_F=5.0 \text{ mA}$
Logic Low Short Circuit Output Current	$I_{OSL}^{(2)}$	25	—	—	mA	$V_O=V_{CC}=5.5 \text{ V}, I_F=0$
		40	—	—	mA	$V_O=V_{CC}=15 \text{ V}, I_F=0$
Logic High Short Circuit Output Current	$I_{OSH}^{(2)}$	—	—	-10	mA	$V_{CC}=5.5 \text{ V}, V_O=0 \text{ V}, I_F=5.0 \text{ mA}$
		—	—	-25	mA	$V_{CC}=15 \text{ V}, V_O=0 \text{ V}, I_F=5.0 \text{ mA}$
Thermal Resistance	$R_{thJA}$	—	300	—	K/W	—
<b>Package</b>						
Coupling Capacitance	$C_{IO}$	—	0.6	—	pF	$f=1.0 \text{ MHz}$ , pins 1–4 and 5–8 shorted together
Isolation Resistance	$R_{ISO}$	$10^{12}$	—	—	$\Omega$	$V_{IO}=500 \text{ V}, T_A=25^\circ\text{C}$
		$10^{11}$	—	—	$\Omega$	$V_{IO}=500 \text{ V}, T_A=100^\circ\text{C}$

2. Output short circuit time  $\leq 10 \text{ ms}$ .



### Switching Times<sup>(3)</sup>

$0^{\circ}\text{C} \leq T_{\text{A}} \leq 85^{\circ}\text{C}$ ;  $4.5 \text{ V} \leq V_{\text{CC}} \leq 15 \text{ V}$ ;  $1.6 \text{ mA} \leq I_{\text{Fon}} \leq 5.0 \text{ mA}$ ;  $0 \text{ mA} \leq I_{\text{Foff}} \leq 0.1 \text{ mA}$

Typical values:  $T_{\text{A}}=25^{\circ}\text{C}$ ;  $V_{\text{CC}}=5.0 \text{ V}$ ;  $I_{\text{Fon}}=3.0 \text{ mA}$  unless otherwise specified

Parameter, SFH6720T/21T	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Propagation Delay Time to Logic Low Output Level	$t_{\text{PHL}}$	—	120	—	ns	Without Peaking Capacitor
		—	115	300	ns	With Peaking Capacitor
Propagation Delay Time to Logic High Output Level	$t_{\text{PLH}}$	—	125	—	ns	Without Peaking Capacitor
		—	90	300	ns	With Peaking Capacitor
Output Rise Time	$t_r$	—	40	—	ns	10% to 90%
Output Fall Time	$t_f$	—	10	—	ns	90% to 10%


### Common Mode Transient Immunity $T_{\text{A}}=25^{\circ}\text{C}$ , $V_{\text{CC}}=5.0 \text{ V}$ <sup>(4)</sup>

Parameter	Device	Symbol	Min.	Unit	Test Condition
Logic High Common Mode Transient Immunity	SFH6720T	$ V_{\text{CM}} ^{(4)}$	1000	$\text{V}/\mu\text{s}$	$ V_{\text{CM}} =50 \text{ V}$ , $I_F=1.6 \text{ mA}$
	SFH6721T		2500	$\text{V}/\mu\text{s}$	$ V_{\text{CM}} =400 \text{ V}$ , $I_F=1.6 \text{ mA}$
Logic Low Common Mode Transient Immunity	SFH6720T	$ V_{\text{CM}} ^{(4)}$	1000	$\text{V}/\mu\text{s}$	$ V_{\text{CM}} =50 \text{ V}$ , $I_F=0$
	SFH6721T		2500	$\text{V}/\mu\text{s}$	$ V_{\text{CM}} =400 \text{ V}$ , $I_F=0$


3. A 0.1  $\mu\text{F}$  bypass capacitor connected between pins 5 and 8 must be used.

4.  $\text{CM}_H$  is the maximum slew rate of a common mode voltage  $V_{\text{CM}}$  at which the output voltage remains at logic high level ( $V_O > 2.0 \text{ V}$ ).  
 $\text{CM}_L$  is the maximum slew rate of a common mode voltage  $V_{\text{CM}}$  at which the output voltage remains at logic low level ( $V_O < 0.8 \text{ V}$ ).


**Figure 1. Permissible Total Power Dissipation vs. Temperature**




**Figure 2. Typical Input Diode Forward Current vs. Forward Voltage**




**Figure 3. Typical Forward Input Voltage vs. Temperature**




**Figure 4. Typical Output Voltage vs. Forward Input Current**




**Figure 5. Typical Supply Current vs. Temperature**




**Figure 6. Typical Output Leakage Current vs. Temperature**




**Figure 7. Typical Low Level Output Current vs. Temperature**




**Figure 8. Typical Low Level Output Voltage vs. Temperature**




**Figure 9. Typical High Level Output Current vs. Temperature**




**Figure 10. Typical Rise, Fall Time vs. Temperature**




**Figure 11. Typical Propagation Delays to Logic High vs. Temperature**




**Figure 12. Typical Propagation Delays to Logic Low vs. Temperature**




**Figure 13. Typical Propagation Delays to Logic High vs. Temperature**




**Figure 14. Typical Propagation Delays to Logic Low vs. Temperature**




**Figure 15. Typical Propagation Delays to Logic High vs. Temperature**




**Figure 16. Typical Propagation Delays To Logic Low vs. Temperature**




**Figure 17. Typical Propagation Delays to Logic High vs. Temperature**



**Figure 18. Typical Propagation Delays to Logic Low vs. Temperature**




**Figure 19. Test Circuit for  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_r$  and  $t_f$**



The Probe and Jig Capacitances are included in C1 and C2  
All diodes are 1N916 or 1N3064

R1	2.15 kΩ	1.1 kΩ	681 Ω
$I_F$ (ON)	1.6 mA	3.0 mA	5.0 mA



**Figure 20. Test Circuit for Common Mode Transient Immunity and Typical Waveforms**

