

## SCANPSC110F SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support)

### **General Description**

The SCANPSC110F Bridge extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The advantage of a hierarchical approach over a single serial scan chain is improved test throughput and the ability to remove a board from the system and retain test access to the remaining modules. Each SCANPSC110F Bridge supports up to 3 local scan rings which can be accessed individually or combined serially. Addressing is accomplished by loading the instruction register with a value matching that of the Slot inputs. Backplane and inter-board testing can easily be accomplished by parking the local TAP Controllers in one of the stable TAP Controller states via a Park instruction. The 32-bit TCK counter enables built in self test operations to be performed on one port while other scan chains are simultaneously tested.


## ■ The 6 slot inputs support up to 59 unique addresses, a Broadcast Address, and 4 Multi-cast Group Addresses


- 3 IEEE 1149.1-compatible configurable local scan ports
- Mode Register allows local TAPs to be bypassed, selected for insertion into the scan chain individually, or serially in groups of two or three
- 32-bit TCK counter
- 16-bit LFSR Signature Compactor
- Local TAPs can be tri-stated via the OE input to allow an alternate test master to take control of the local TAPs
- The IP version of this device supports features not described in this datasheet such as 8 slot inputs for enhanced address capability and additional instructions. For a completed description of the additional instructions supported, refer to the SCANPSC110 supplemental datasheet.

#### **Features**

 True IEEE1149.1 hierarchical and multidrop addressable capability

## **Connection Diagrams**





TRI-STATE® is a registered trademark of National Semiconductor Corporation.

## Connection Diagrams (Continued)

Order Number	Description
SCANPSC110FFMQB	Military Flatpak
SCANPSC110FDMQB	Military DIP
SCANPSC110FLMQB	Military Leadless Chip Carrier

Pin	Description
Names	
TCK <sub>B</sub>	Backplane Test Clock Input
TMS <sub>B</sub>	Backplane Test Mode Select Input
TDI <sub>B</sub>	Backplane Test Data Input
TDO <sub>B</sub>	Backplane Test Data Output
TRST	Asynchronous Test Reset Input (Active low)
S <sub>(0,5)</sub>	Address Select Port
ŌĒ	Local Scan Port Output Enable (Active low)
TCK <sub>L(1-3)</sub>	Local Port Test Clock Output
TMS <sub>L(1-3)</sub>	Local Port Test Mode Select Output
TDI <sub>L(1-3)</sub>	Local Port Test Data Input
TDO <sub>L(1-3)</sub>	Local Port Test Data Output

## **Table of Contents**

- 1. GLOSSARY OF TERMS: 2
- 2. DETAILED PIN DESCRIPTION TABLE: 3
- 3. OVERVIEW OF SCAN BRIDGE FUNCTIONS: 4
  - A. SCANPSC110F Bridge Architecture: 4B. SCANPSC110F Bridge State Machines: 4
- 4. TESTER/SCANPSC110F BRIDGE INTERFACE: 8
- 5. REGISTER SET: 8
- 6. ADDRESSING SCHEME: 8
- 7. HIERARCHICAL TEST SUPPORT: 9
- 8. LEVEL 1 PROTOCOL: 9
  - A. Addressing Modes: 9
  - B. Direct Addressing: 10
  - C. Broadcast Addressing: 10
  - D. Multi-Cast Addressing: 10
- 9. LEVEL 2 PROTOCOL: 11
  - A. Level 2 Instruction Types: 11

- B. Level 2 Instruction Descriptions: 12
- 10. REGISTER DESCRIPTIONS: 14
- 11. SPECIAL FEATURES: 16
  - A. BIST Support: 16
    - B. RESET: 16
    - C. Port Synchronization: 16
- 12. ABSOLUTE MAXIMUM RATINGS: 18
- 13. RECOMMENDED OPERATING CONDITIONS: 18
- 14. DC ELECTRICAL CHARACTERISTICS: 18
- 15. AC ELECTRICAL CHARACTERISTICS: 20
- 16. AC WAVEFORMS: 22
- 17. APPENDIX: 24
  - A. State Diagram for Boundary-Scan TAP Control-
  - ler: 24
- 18. APPLICATIONS EXAMPLE: 24

TABLE 1. Glossary of Terms

LFSR	Linear Feedback Shift Register. When enabled, will generate a 16-bit signature of sampled serial test data.
LSP	Local Scan Port. A four signal port that drives a "local" (i.e. non-backplane) scan chain. (e.g., $TCK_{L1}$ , $TMS_{L1}$ , $TDO_{L1}$ , $TDI_{L1}$ )
Local	Local is used to describe IEEE Std. 1149.1 compliant scan rings and the SCANPSC110F Bridge Test Access Port that drives them. The term "local" was adopted from the system test architecture that the 'PSC110F Bridge will most commonly be used in; namely, a system test backplane with a 'PSC110F Bridge on each card driving up to 3 "local" scan rings per card. (Each card can contain multiple 'PSC110Fs, with 3 local scan ports per 'PSC110F.)
Park/Unpark	Park, parked, unpark, and unparked, are used to describe the state of the LSP controller and the state of the local TAP controllers (the "local TAP controllers" refers to the TAP controllers of the scan components that make up a local scan ring). Park is also used to describe the action of parking a LSP (transitioning into one of the Parked LSP controller states). It is important to understand that when a LSP controller is in one of the parked states, TMS <sub>L</sub> is held constant, thereby holding or "parking" the local TAP controllers in a given state.
TAP	Test Access Port as defined by IEEE Std. 1149.1
Selected/Unselected	Selected and Unselected refers to the state of the 'PSC110F Bridge Selection Controller. A selected 'PSC110F has been properly addressed and is ready to receive Level 2 protocol. Unselected 'PSC110Fs monitor the system test backplane, but do not accept Level 2 protocol (except for the <i>GOTOWAIT</i> instruction). The data registers and LSPs of unselected 'PSC110Fs are not accessible from the system test master.

#### Table of Contents (Continued) TABLE 1. Glossary of Terms (Continued) **Active Scan Chain** The Active Scan Chain refers to the scan chain configuration as seen by the test master at a given moment. When a 'PSC110F is selected with all of its LSPs parked, the active scan chain is the current scan bridge register only. When a LSP is unparked, the active scan chain becomes: $\mathsf{TDI}_\mathsf{B}$ ightarrow the current 'PSC110F register ightarrow the local scan ring registers ightarrow a PAD bit ightarrow TDO<sub>B</sub>. Refer to Table 4 for Unparked configurations of the LSP network. Level 1 Protocol Level 1 is the protocol used to address a 'PSC110F. Level 2 Protocol Level 2 is the protocol that is used once a 'PSC110F is selected. Level 2 protocol is IEEE Std. 1149.1 compliant when an individual 'PSC110F is selected. PAD A one bit register that is placed at the end of each local scan port scan-chain. The PAD bit eliminates the prop delay that would be added by the 'PSC110F LSPN logic between $\mathsf{TDI}_\mathsf{Ln}$ and TDO<sub>L(n+1)</sub> or TDO<sub>B</sub> by buffering and synchronizing the TDI<sub>L</sub> inputs to the falling edge of TCK<sub>B</sub>, thus allowing data to be scanned at higher frequencies without violating set-up and hold times.

#### **TABLE 2. Detailed Pin Description Table**

Least Significant Bit, the right-most position in a register (bit 0)

Most Significant Bit, the left-most position in a register

LSB

MSB

Name	<b>I/O</b> (Note 1)	Pin # (SOIC & LCC)	Description	
TMS <sub>B</sub>	TTL Input w/Pull-Up Resistor	10	BACKPLANE TEST MODE SELECT: Controls sequencing through the TAP Controller of the SCANPSC110F Bridge. Also controls sequencing of the TAPs which are on the three (3) local scan chains.	
TDI <sub>B</sub>	TTL Input w/Pull-Up Resistor	12	BACKPLANE TEST DATA INPUT: All backplane scan data is supplied to the 'PSC110F through this input pin.	
TDO <sub>B</sub>	TRI-STATEable, 32 mA/64 mA Drive, Reduced-Swing, Output	13	BACKPLANE TEST DATA OUTPUT: This output drives test data from the 'PSC110F and the local TAPs, back toward the scan master controller.	
TCK <sub>B</sub>	TTL Schmitt Trigger Input	11	TEST CLOCK INPUT FROM THE BACKPLANE: This is the master clock signal that controls all scan operations of the 'PSC110F and of the three (3) local scan ports.	
TRST	TTL Input w/Pull-Up Resistor	9	TEST RESET: An asynchronous reset signal (active low) which initializes the 'PSC110F logic.	
S <sub>(0-5)</sub>	TTL Inputs	2, 3, 4, 5, 6, 7	SLOT IDENTIFICATION: The configuration of these six (6) pins is used to identify (assign a unique address to) each 'PSC110F on the system backplan	
ŌĒ	TTL Input	1	OUTPUT ENABLE for the Local Scan Ports, active low. When high, this active-low control signal TRI-STATEs all three local scan ports on the 'PSC110F, to enable an alternate resource to access one or more of the three (3) local scan chains.	
TDO <sub>L(1-3)</sub>	TRI-STATEable, 24 mA/24 mA Drive Outputs	15,19, 24	<b>TEST DATA OUTPUTS:</b> Individual output for each of the three (3) local scan ports.	
TDI <sub>L(1-3)</sub>	TTL Inputs w/Pull-Up Resistors	18, 23, 27	<b>TEST DATA INPUTS:</b> Individual scan data input for each of the three (3) local scan ports.	
TMS <sub>L(1-3)</sub>	TRI-STATEable, 24 mA/24 mA Drive Outputs	16, 20, 25	TEST MODE SELECT OUTPUTS: Individual output for each of the three (3) local scan ports. TMS <sub>L</sub> does <b>not</b> provide a pull-up resistor (which is assumed to be present on a connected TMS input, per the IEEE 1149.1 requirement)	
TCK <sub>L(1-3)</sub>	TRI-STATEable, 24 mA/24 mA Drive Output	17, 22, 26	<b>LOCAL TEST CLOCK OUTPUTS:</b> Individual output for each of the three (3) local scan ports. These are buffered versions of TCK <sub>B</sub> .	
V <sub>CC</sub>	Power Supply Voltage	8, 28	Power supply pins, 5.0V ±10%.	

#### Table of Contents (Continued)

TABLE 2. Detailed Pin Description Table (Continued)

Nai	me I/O (Note 1)	Pin # (SOIC & LCC)	Description
GND	Ground potential	14, 21	Power supply pins 0V.

Note 1: All pins are active HIGH unless otherwise noted.

## Overview of SCANPSC110F Bridge Functions




FIGURE 1. SCANPSC110F Bridge Architecture

#### SCANPSC110F BRIDGE ARCHITECTURE

Figure 1 shows the basic architecture of the 'PSC110F. The device's major functional blocks are illustrated here. The TAP Controller, a 16-state state machine, is the central control for the device. The instruction register and various test data registers can be scanned to exercise the various functions of the 'PSC110F (these registers behave as defined in IEEE Std. 1149.1).

The 'PSC110F selection controller provides the functionality that allows the 1149.1 protocol to be used in a multi-drop environment. It primarily compares the address input to the slot identification and enables the 'PSC110F for subsequent scan operations.

The Local Scan Port Network (LSPN) contains multiplexing logic used to select different port configurations. The LSPN control block contains the Local Scan Port Controllers (LSPC) for each Local Scan Port (LSP<sub>1</sub>, LSP<sub>2</sub>, and LSP<sub>3</sub>). This control block receives input from the 'PSC110F instruction register, mode register, and the TAP controller. Each local port contains all four (4) boundary scan signals needed to interface with the local TAPs.

#### SCANPSC110F BRIDGE STATE MACHINES

The 'PSC110F is IEEE 1149.1-compatible, in that it supports all required 1149.1 operations. In addition, it supports a higher level of protocol, (Level 1), that extends the IEEE 1149.1 Std. to a multi-drop environment.

In multi-drop scan systems, a scan tester can select individual 'PSC110Fs for participation in upcoming scan operations. 'PSC110F "selection" is accomplished by simultaneously scanning a device address out to multiple

'PSC110Fs. Through an on-chip address matching process, only those 'PSC110Fs whose statically-assigned address matches the scanned-out address become selected to receive further instructions from the scan tester. 'PSC110F selection is done using a "Level-1" protocol, while follow-on instructions are sent to selected 'PSC110Fs by using a "Level-2" protocol.





FIGURE 2. SCANPSC110F Bridge State Machines

The 'PSC110F contains three distinct but coupled state-machines (see *Figure 2*). The first of these is the TAP-control state-machine, which is used to drive the 'PSC110Fs scan ports in conformance with the 1149.1 Standard (see *Figure 17* of appendix). The second is the 'PSC110F-selection state-machine (*Figure 3*). The third state-machine actually consists of three identical but independent state-machines (see *Figure 4*), one per 'PSC110F local scan port. Each of these scan port-selection state-machines allows individual local ports to be inserted into and removed from the 'PSC110Fs overall scan chain.

The 'PSC110F selection state-machine performs the address matching which gives the 'PSC110F its multi-drop capability. That logic supports single-'PSC110F access, multi-cast, and broadcast. The 'PSC110F-selection state-machine implements the chip's Level-1 protocol.



KEY

+ = OR

& = AND

ADDR = 6-bit address in the Instruction Register

SLOT = Static address in the 'PSC110F Selection Controller

FIGURE 3. State Machine for SCANPSC110F Bridge Selection Controller




FIGURE 4. Local SCANPSC110F Bridge Port Configuration State Machine

The 'PSC110F's scan port-configuration state-machine is used to control the insertion of local scan ports into the overall scan chain, or the isolation of local ports from the chain. From the perspective of a system's (single) scan controller, each 'PSC110F presents only one scan chain to the master. The 'PSC110F architecture allows one or more of the 'PSC110F's local ports to be included in the active scan chain.

Each local port can be "parked" in one of four stable states (Parked-TLR, Parked-RTI, Parked-Pause-DR or Parked-Pause-IR), either individually or simultaneously with

other local ports. Parking a chain removes that local chain from the active scan chain. Conversely, a parked chain can be "unparked", causing the corresponding local port to be inserted into the active scan chain.

As shown in *Figure 4*, the 'PSC110F's three scan port-configuration state-machines allow each of the part's local ports to occupy a different state at any given time. For example, some ports may be parked, perhaps in different states, while other ports participate in scan operations. The state-diagram shows that some state transitions depend on the current state of the TAP-control state-machine. As an ex-

ample, a local port which is presently in the *Parked-RTI* state does not become unparked (i.e., enter the *Unparked* state) until the 'PSC110F receives an *UNPARK* instruction **and** the 'PSC110F's TAP state-machine enters the *Run-Test/Idle* state.

Similarly, certain transitions of the scan port-configuration state-machine can force the 'PSC110F's TAP-control state-machine into specific states. For example, when a local port is in the *Unparked* state and the 'PSC110F receives a PARKRTI instruction, the Local Port controller enters the Parked-RTI state in which  $TMS_{\rm Ln}$  will be held low until the port is later unparked. While  $TMS_{\rm Ln}$  is held low, all devices on that local scan chain remain in their current TAP State (the RTI TAP controller state in this example).

The 'PSC110F's scan port-configuration state-machine implements part of the 'PSC110F's Level-2 protocol. In addition, the 'PSC110F provides a number of Level-2 instructions for functions other than local scan port configuration. These instructions provide access to and control of various registers within the 'PSC110F. This set instructions includes:

BYPASS	CNTRSEL
EXTEST	LFSRON
SAMPLE/PRELOAD	LFSROFF
IDCODE	CNTRON
MODESEL	CNTROFF
MCGRSEL	GOTOWAIT
LFSRSEL	

Figure 5 illustrates how the 'PSC110F's state-machines interact. The 'PSC110F-selection state-machine enables or disables operation of the chip's three port-selection state-machines. In 'PSC110Fs which are selected via Level-1 protocol (either as individual 'PSC110Fs or as members of broadcast or multi-cast groups), Level-2 protocol commands can be used to park or unpark local scan ports. Note that most transitions of the port-configuration state-machines are gated by particular states of the 'PSC110F's TAP-control state-machine, as shown in Figures 4.5.




FIGURE 5. Relationship Between SCANPSC110F Bridge State Machines

Following a hardware reset, the TAP controller state-machine is in the Test-Logic-Reset (TLR) state; the 'PSC110F-selection state-machine is in the Wait-For-Address state; and each of the three port-selection state-machines is in the Parked-TLR state. The 'PSC110F is then ready to receive Level-1 protocol, followed by Level-2 protocol

## Tester/SCANPSC110F Bridge Interface

An IEEE 1149.1 system tester sends instructions to a 'PSC110F' via that 'PSC110F's backplane scan-port. Following test logic reset, the 'PSC110F's selection state-machine is in the *Wait-For-Address* state. When the 'PSC110F's TAP controller is sequenced to the Shift-IR state, data shifted in through the TDIB input is shifted into the 'PSC110F's instruction register. Note that prior to successful selection of a 'PSC110F, data is not shifted out of the instruction register and out through the 'PSC110F's TDOB output, as it is during normal scan operations. Instead, as each new bit enters the instruction register's most-significant bit, data shifted out from the least-significant bit is discarded.

## **Register Set**

The SCANPSC110F Bridge includes a number of registers which are used for 'PSC110F selection and configuration, scan data manipulation, and scan-support operations. These registers can be grouped as shown in *Table 3*.

The specific fields and functions of each of these registers are detailed in the section of this document titled "Data Register Descriptions".

When the instruction register is updated with the address data, the 'PSC110F's address-recognition logic compares the six least-significant bits of the instruction register with the 6-bit assigned address which is statically present on the  $S_{(0-5)}$  inputs. Simultaneously, the scanned-in address is compared with the reserved Broadcast and Multi-cast addresses. If an address match is detected, the 'PSC110F-selection state-machine enters one of the two selected states. If the scanned address does not match a valid single-slot addresses, the 'PSC110F-selection state-machine enters the *Unselected* state.

Note that the SLOT inputs should not be set to a value corresponding to a multi-cast group, or to the broadcast address. Also note that the single-'PSC110F selection process must be performed for all 'PSC110Fs which are subsequently to be addressed in multi-cast mode. This is required because each such device's Multi-cast Group Register (MCGR) must be programmed with a multi-cast group number, and the MCGR is not accessible to the test controller until that 'PSC110F has first entered the Selected-Single-'PSC110F state.

Once a 'PSC110F has been selected, Level-2 protocol is used to issue commands and to access the chip's various registers.

Note that when any of these registers is selected for insertion into the 'PSC110F's scan-chain, scan data enters through that register's most-significant bit. Similarly, data that is shifted out of the register is fed to the scan input of the next-downstream device in the scan-chain.

**TABLE 3. Registers** 

Register Name	BSDL Name	Description	
Instruction Register	INSTRUCTION	'PSC110F addressing and instruction-decode	
		IEEE Std. 1149.1 required register	
Boundary-Scan Register	BOUNDARY	IEEE Std. 1149.1 required register	
Bypass Register	BYPASS	IEEE Std. 1149.1 required register	
Device Identification Register	IDCODE	IEEE Std. 1149.1 optional register	
Multi-Cast Group Register	MCGR	'PSC110F-group address assignment	
Mode Register	MODE	'PSC110F local-port configuration and control bits	
Linear-Feedback Shift Register	LFSR	'PSC110F scan-data compaction (signature generation)	
TCK Counter Register	CNTR	Local-port TCK clock-gating (for BIST)	

## **Addressing Scheme**

The SCANPSC110F Bridge architecture extends the functionality of the IEEE 1149.1 Standard by supplementing that protocol with an addressing scheme which allows a test controller to communicate with specific 'PSC110Fs within a network of 'PSC110Fs. That network can include both multi-drop and hierarchical connectivity. In effect, the 'PSC110F architecture allows a test controller to dynamically select specific portions of such a network for participation in scan operations. This allows a complex system to be partitioned into smaller blocks for testing purposes.

The 'PSC110F provides two levels of test-network partitioning capability. First, a test controller can select entire indi-

vidual 'PSC110Fs, specific sets of 'PSC110Fs (multi-cast groups), or all 'PSC110Fs (broadcast). This 'PSC110F-selection process is supported by a "Level-1" communication protocol. Second, within each selected 'PSC110F, a test controller can select one or more of the chip's three local scan-ports. That is, individual local ports can be selected for inclusion in the (single) scan-chain which a 'PSC110F presents to the test controller. This mechanism allows a controller to select specific terminal scan-chains within the overall scan network. The port-selection process is supported by a "Level-2" protocol.

## **Hierarchical Test Support**

Multiple SCANPSC110F Bridges can be used to assemble a hierarchical boundary-scan tree. In such a configuration, the system tester can configure the local ports of a set of 'PSC110Fs so as to connect a specific set of local scan-chains to the active scan chain. Using this capability, the tester can selectively communicate with specific portions of a target system.

The tester's scan port is connected to the backplane scan port of a "root" layer of 'PSC110Fs, each of which can be selected using multi-drop addressing. A second tier of 'PSC110Fs can be connected to this root layer, by connecting a local port (LSP) of a root-layer 'PSC110F to the backplane port of a second-tier 'PSC110F. This process can be continued to construct a multi-level scan hierarchy.

'PSC110F local ports which are not cascaded into higher-level 'PSC110Fs can be thought of as the terminal "leaves" of a scan "tree". The test master can select one or more target leaves by selecting and configuring the local ports of an appropriate set of 'PSC110Fs in the test tree.

## Level 1 Protocol

#### ADDRESSING MODES

The SCANPSC110F Bridge supports "single" and "multiple" modes of addressing a 'PSC110F. The "single" mode will select one 'PSC110F and is called Direct Addressing. More than one 'PSC110F device can be selected via the Broadcast and Multi-Cast Addressing modes.

#### Level 1 Protocol (Continued)

TABLE 4. SCANPSC110F Bridge Address Modes

Address Types	Hex Address	Binary Address	TDO <sub>B</sub> State
	(Note 2)	(Note 3)	
Direct Address	00 to 3A	XX000000 to XX111010	Normal IEEE Std. 1149.1
Broadcast Address	3B	XX111011	Always TRI-STATED
Multi-Cast Group 0	3C	XX111100	Always TRI-STATED
Multi-Cast Group 1	3D	XX111101	Always TRI-STATED
Multi-Cast Group 2	3E	XX111110	Always TRI-STATED
Multi-Cast Group 3	3F	XX111111	Always TRI-STATED

Note 2: Hex address '7X', 'BX', or 'FX' may be used instead of '3X'.

Note 3: Only the six (6) LSB's of the address is compared to the  $S_{(0-5)}$  inputs. The two (2) MSB's are "don't cares".

#### **DIRECT ADDRESSING**

The 'PSC110F enters the Wait-For-Address state when:

- 1. its TAP Controller enters the Test-Logic-Reset state, or
- its instruction register is updated with the GOTOWAIT instruction (while either selected or unselected).

Each 'PSC110F within a scan network must be statically configured with a unique address via its  $S_{(0-5)}$  inputs. While the 'PSC110F controller is in the *Wait-For-Address* state, data shifted into bits 5 through 0 of the instruction register is compared with the address present on the  $S_{(0-5)}$  inputs in the *Update-IR* state. If the six (6) LSBs of the instruction reg-

ister match the address on the  $S_{(0-5)}$  inputs, (see *Figure 6*) the 'PSC110F becomes selected, and is ready to receive Level 2 Protocol (i.e., further instructions). When the 'PSC110F is selected, its device identification register is inserted into the active scan chain.

All 'PSC110Fs whose  $S_{(0-5)}$  address does not match the instruction register address become unselected. They will remain unselected until either their TAP Controller enters the *Test-Logic-Reset* state, or their instruction register is updated with the *GOTOWAIT* instruction.




FIGURE 6. Direct Addressing: Device Address Loaded into Instruction Register

#### **BROADCAST ADDRESSING**

The Broadcast Address allows a tester to simultaneously select all 'PSC110Fs in a test network. This mode is useful in testing systems which contain multiple identical boards. To avoid bus contention between scan-path output drivers on different boards, each 'PSC110F's TDO $_{\rm B}$  buffer is always tri-stated while in Broadcast mode. In this configuration, the on-chip Linear Feedback Shift Register (LFSR) can be used to accumulate a test result signature for each board that can be read back later by direct-addressing each board's 'PSC110F.

#### **MULTI-CAST ADDRESSING**

As a way to make the broadcast mechanism more selective, the 'PSC110F provides a "Multi-cast" addressing mode. A 'PSC110F's multi-cast group register (MCGR) can be programmed to assign that 'PSC110F to one of four (4) Multi-Cast groups. When 'PSC110Fs in the Wait-For-Address state are updated with a Multi-Cast address, all 'PSC110Fs whose MCGR matches the Multi-Cast group will become selected. As in Broadcast mode, TDO $_{\rm B}$  is always tri-stated while in Multi-cast mode.

### Level 1 Protocol (Continued)




FIGURE 7. Broadcast Addressing: Address Loaded into Instruction Register




FIGURE 8. Multi-Cast Addressing: Address Loaded into Instruction Register

## Level 2 Protocol

Upon being selected, (i.e., the 'PSC110F Selection controller transitions from the *Wait-For-Address* state to one of the *Selected* states), each of the local scan ports (LSP<sub>1</sub>, LSP<sub>2</sub>, LSP<sub>3</sub>) remains parked in one of the following four TAP Controller states: *Test-Logic-Reset*, *Run-Test/Idle*, *Pause-DR*, or

<code>Pause-IR</code> and the active scan chain will consist of:  ${\rm TDI_B}$  through the instruction register (or the IDCODE register) and out through  ${\rm TDO_B}$ .

 $TDI_B \rightarrow Instruction Register \rightarrow TDO_B$ 

The *UNPARK* instruction (described later) is used to insert one or more local scan ports into the active scan chain. *Table 4* describes which local ports are inserted into the chain, and in what order.

### **LEVEL 2 INSTRUCTION TYPES**

There are two types of instructions (reference Table 5):

#### Level 2 Protocol (Continued)

- Instructions that insert a 'PSC110F register into the active scan chain so that the register can be captured or updated (BYPASS, SAMPLE/PRELOAD, EXTEST, IDCODE, MODESEL, MCGRSEL, LFSRSEL, CNTRSEL).
- Instructions that configure local ports or control the operation of the linear feedback shift register and counter registers (UNPARK, PARKTRL, PARKRTI, PARK-PAUSE, GOTOWAIT, SOFTRESET, LFSRON, LFSROFF, CNTRON, CNTROFF). These instructions, along with any other yet undefined Op-Codes, will cause the device identification register to be inserted into the active scan chain.

#### **LEVEL 2 INSTRUCTION DESCRIPTIONS**

**BYPASS:** The BYPASS instruction selects the bypass register for insertion into the active scan chain when the PSC110F is selected.

**EXTEST:** The **EXTEST** instruction selects the boundary-scan register for insertion into the active scan chain. The boundary-scan register consists of seven "sample only" shift cells connected to the  $S_{(D-5)}$  and  $\overline{OE}$  inputs. On the 'PSC110F, the **EXTEST** instruction performs the same function as the **SAMPLE/PRELOAD** instruction, since there aren't any scannable outputs on the device.

**SAMPLE/PRELOAD:** The *SAMPLE/PRELOAD* instruction selects the boundary-scan register for insertion into the active scan chain. The boundary-scan register consists of seven "sample only" shift cells connected to the  $S_{(0-5)}$  and  $\overline{OF}$  inputs

**IDCODE:** The *IDCODE* instruction selects the device identification register for insertion into the active scan chain. When *IDCODE* is the current active instruction the device identification "0FC0E01F" Hex is captured upon exiting the *Capture-DR* state.

TABLE 5. Level 2 Protocol and Op-Codes

Instructions	Hex Op-Code	Binary Op-Code	Data Register
BYPASS	FF	11111111	Bypass Register
EXTEST	00	00000000	Boundary-Scan Register
SAMPLE/PRELOAD	81	10000001	Boundary-Scan Register
IDCODE	AA	10101010	Device Identification Register
UNPARK	E7	11100111	Device Identification Register
PARKTLR	C5	11000101	Device Identification Register
PARKRTI	84	10000100	Device Identification Register
PARKPAUSE	C6	11000110	Device Identification Register
GOTOWAIT*	C3	11000011	Device Identification Register
MODESEL	8E	10001110	Mode Register
MCGRSEL	03	00000011	Multi-Cast Group Register
SOFTRESET	88	10001000	Device Identification Register
LFSRSEL	C9	11001001	Linear Feedback Shift Register
LFSRON	0C	00001100	Device Identification Register
LFSROFF	8D	10001101	Device Identification Register
CNTRSEL	CE	11001110	32-Bit TCK Counter Register
CNTRON	0F	00001111	Device Identification Register
CNTROFF	90	10010000	Device Identification Register
Other Undefined	TBD	TBD	Device Identification Register

Note 4: All other instructions act on selected 'PSC110Fs only.

UNPARK: This instruction unparks the Local Scan Port Network and inserts it into the active scan chain as configured by the Mode register (see Table 4). Unparked LSPs are sequenced synchronously with the 'PSC110F's TAP controller. When a LSP has been parked in the Test-Logic-Reset or Run-Test/Idle state, it will not become unparked until the 'PSC110F's TAP Controller enters the Run-Test/Idle state following the UNPARK instruction. If an LSP has been parked in one of the stable pause states (Pause-DR or Pause-IR), it will not become unparked until the 'PSC110F's TAP Controller enters the respective pause state. (See Figures 9, 10, 11, 12).

**PARKTLR:** This instruction causes all unparked LSPs to be parked in the *Test-Logic-Reset* TAP controller state and removes the LSP network from the active scan chain. The LSP controllers keep the LSPs parked in the *Test-Logic-Reset* 

state by forcing their respective  $TMS_L$  output with a constant logic "1" while the LSP controller is in the Parked-TLR state (see Figure~4).

**PARKRTI:** This instruction causes all unparked LSPs to be parked in the Run-Test/ldle state. When a LSP<sub>n</sub> is active (unparked), its TMS<sub>L</sub> signals follow TMS<sub>B</sub> and the LSP<sub>n</sub> controller state transitions are synchronized with the TAP Controller state transitions of the 'PSC110F. When the instruction register is updated with the PARKRTI instruction, TMS<sub>L</sub> will be forced to a constant logic "0", causing the unparked local TAP Controllers to be parked in the Run-Test/ldle state. When an LSP<sub>n</sub> is parked, it is removed from the active scan

**PARKPAUSE:** The *PARKPAUSE* instruction has dual functionality. It can be used to park unparked LSPs or to unpark parked LSPs. The instruction places all unparked LSPs in

#### Level 2 Protocol (Continued)

one of the TAP Controller pause states. A local port does not become parked until the 'PSC110F's TAP Controller is sequenced through Exit1-DR/IR into the Update-DR/IR state. When the 'PSC110F TAP Controller is in the Exit1-DR or Exit1-IR state and TMS $_{\rm B}$  is high, the LSP controller forces a constant logic "0" onto TMS $_{\rm L}$  thereby parking the port in the Pause-DR or Pause-IR state respectively (see Figure~4). Another instruction can then be loaded to reconfigure the local ports or to deselect the 'PSC110F (i.e., MODESEL, GOTOWAIT, etc.).

If the *PARKPAUSE* instruction is given to a bridge whose LSPs are parked in *Pause-IR* or *Pause-DR*, the parked LSPs will become unparked when the 'PSC110F's TAP controller is sequenced into the respective Pause state.

The PARKPAUSE instruction was implemented with this dual functionality to enable backplane testing (interconnect testing between boards) with simultaneous Updates and Captures

Simultaneous Update and Capture of several boards can be performed by parking LSPs of the different boards in the *Pause-DR* TAP controller state, after shifting the data to be updated into the boundary registers of the components on each board. The broadcast address is used to select all 'PSC110Fs connected to the backplane. The *PARKPAUSE* instruction is scanned into the selected 'PSC110Fs and the 'PSC110F TAP controllers are sequenced to the *Pause-DR* state where the LSPs of all 'PSC110Fs become unparked. The local TAP controllers are then sequenced through the Update-DR, Select-DR, Capture-DR, Exit1-DR, and parked in the Pause-DR state, as the 'PSC110F TAP controller is sequenced into the Update-DR state. When a LSP is parked, it is removed from the active scan chain.

**GOTOWAIT:** This instruction is used to return all 'PSC110Fs to the *Wait-For-Address* state. All unparked LSPs will be parked in the *Test-Logic-Reset* TAP controller state (see *Figure 5*).

**MODESEL:** The MODESEL instruction inserts the mode register into the active scan chain. The mode register determines the LSPN configuration. Bit 7 of the mode register is a read-only counter status flag.

**MCGRSEL:** This instruction inserts the multi-cast group register (MCGR) into the active scan chain. The MCGR is used to group 'PSC110Fs into multi-cast groups for parallel TAP sequencing (i.e., to simultaneously perform identical scan operations).

**SOFTRESET:** This instruction causes all 3 Port configuration controllers (*Figure 4*) to enter the *Parked-TLR* state, which forces  $TMS_{Ln}$  high; this parks each local port in the *Test-Logic-Reset* state within 5  $TCK_{B}$  cycles.

*LFSRSEL:* This instruction inserts the linear feedback shift register (LFSR) into the active scan chain, allowing a compacted signature to be shifted out of the LFSR during the *Shift-DR* state. (The signature is assumed to have been computed during earlier *LFSRON* shift operations.) This instruction disables the LFSR register's feedback circuitry, turning the LFSR into a standard 16-bit shift register. This allows a signature to be shifted out of the register, or a seed value to be shifted into it.

**LFSRON:** Once this instruction is executed, the linear feedback shift register samples data from the active scan path (including all unparked  $TDI_{Ln}$ ) during the Shift-DR state. Data from the scan path is shifted into the linear feedback shift register and compacted. This allows a serial stream of data to be compressed into a 16-bit signature that can subsequently be shifted out using the LFSRSEL instruction. The linear feedback shift register is not placed in the scan chain during this mode. Instead, the register samples the active scan-chain data as it flows from the LSPN to  $TDO_B$ .

**LFSROFF:** This instruction terminates linear feedback shift register sampling. The LFSR retains its current state after receiving this instruction.

**CNTRSEL:** This instruction inserts the 32-bit TCK counter shift register into the active scan chain. This allows the user to program the number of "n" TCK cycles to send to the parked local ports once the CNTRON instruction is issued (e.g., for BIST operations). Note that to ensure completion of count-down, the 'PSC110F should receive at least "n" TCKB nulses

CNTRON: This instruction enables the TCK counter. The counter begins counting down on the first rising edge of TCK<sub>B</sub> following the *Update-IR* TAP controller state and is decremented on each rising edge of TCK<sub>B</sub> thereafter. When the TCK counter reaches terminal count, "00000000" Hex, TCK<sub>L</sub> of all parked LSP's is held low. The CNTROFF instruction must be issued before unparking the LSPs of a "PSC110F whose counter has reached terminal count. This function over-rides the mode register TCK control bit (bit-3)

**CNTROFF:** This instruction disables the TCK counter, and TCK<sub>1</sub> control is returned to the mode register (bit-3).




FIGURE 9. Local Scan Port Synchronization from Parked-TLR Instruction

#### Level 2 Protocol (Continued)




FIGURE 10. Local Scan Port Synchronization from Parked-RTI State

## **Register Descriptions**

#### Instruction Register

The instruction shift register is an 8-bit register that is in series with the scan chain whenever the TAP Controller of the SCANPSC110F Bridge is in the Shift-IR state. Upon exiting the Capture-IR state, the value "XXXXXX01" is captured into the instruction register, where "XXXXXXX" represents the value on the  $S_{(0-5)}$  inputs.

When the 'PSC110F controller is in the *Wait-For-Address* state, the instruction register is used for 'PSC110F selection via address matching. In addressing individual 'PSC110Fs, the chip's addressing logic performs a comparison between a statically-configured (hard-wired) value on that 'PSC110F's slot inputs, and an address which is scanned into the chip's instruction register. Binary address codes "000000" through "11010" ("00" through "3A" Hex) are reserved for addressing individual 'PSC110Fs. Address "3B" Hex is for Broadcast mode.

In doing multi-cast (group) addressing, a scanned-in address is compared against the (previously scanned-in) contents of a 'PSC110F's Multi-Cast Group register. Binary address codes "111110" through "111111" ("3A" through "3F" Hex) are reserved for multi-cast addressing, and should not be assigned as 'PSC110F slot-input values.

### **Boundary-Scan Register**

The boundary-scan register is a "sample only" shift register containing cells from the  $S_{(0-5)}$  and  $\overline{\text{OE}}$  inputs. The register allows testing of circuitry external to the 'PSC110F. It permits the signals flowing between the system pins to be sampled and examined without interfering with the operation of the on-chip system logic.

The scan chain is arranged as follows:

$$\begin{aligned} & \mathsf{TDI_B} \rightarrow & \mathsf{\overline{OE}} \ \rightarrow & \mathsf{S_5} \rightarrow & \mathsf{S_4} \rightarrow \\ & \mathsf{S_3} \rightarrow & \mathsf{S_2} \rightarrow & \mathsf{S_1} \rightarrow & \mathsf{S_0} \rightarrow & \mathsf{LSPN} \rightarrow & \mathsf{TDO_B} \end{aligned}$$

#### **Bypass Register**

The bypass register is a 1-bit register that operates as specified in IEEE Std. 1149.1 once the 'PSC110F has been selected. The register provides a minimum length serial path for the movement of test data between TDIB and the LSPN. This path can be selected when no other test data register needs to be accessed during a board-level test operation. Use of the bypass register shortens the serial access-path to test data registers located in other components on a board-level test data path.

#### Multi-Cast Group Register

"Multi-cast" is a method of simultaneously communicating with more than one selected 'PSC110F.

The multi-cast group register (MCGR) is a 2-bit register used to determine which multi-cast group a particular 'PSC110F is assigned to. Four addresses are reserved for multi-cast addressing. When a 'PSC110F is in the *Wait-For-Address* state and receives a multi-cast address, and if that 'PSC110F's MCGR contains a matching value for that multi-cast address, the 'PSC110F becomes selected and is ready to receive Level 2 Protocol (i.e., further instructions).

The MCGR is initialized to "00" upon entering the *Test-Logic-Reset* state.

The following actions are used to perform multi-cast addressing:

- Assign all target 'PSC110Fs to a multi-cast group by writing each individual target 'PSC110F's MCGR with the same multi-cast group code (see *Table 6*). This configuration step must be done by individually addressing each target 'PSC110F, using that chip's assigned slot value.
- Scan out the multi-cast group address through the TDI<sub>B</sub> input of all 'PSC110Fs. Note that this occurs in parallel, resulting in the selection of only those 'PSC110Fs whose MCGR was previously programmed with the matching multi-cast group code.

TABLE 6. Multi-Cast Group Register Addressing

MCGR	Hex Address	Binary Address
Bits 1, 0		
00	3C	XX111100
01	3D	XX111101
10	3E	XX111110
11	3F	XX111111

## Register Descriptions (Continued)

TABLE 7. Mode Register Control of LSPN

Mode Register	Scan Chain Configuration (If unparked)
XXX0X000	$TDI_B \!\!  o \!\! Register \!\!  o \!\! TDO_B$
XXX0X001	$TDI_B \rightarrow Register \rightarrow LSP_1 \rightarrow PAD \rightarrow TDO_B$
XXX0X010	$TDI_B \!\! \to \!\! Register \!\! \to \!\! LSP_2 \!\! \to \!\! PAD \!\! \to \!\! TDO_B$
XXX0X011	$TDI_B \rightarrow Register \rightarrow LSP_1 \rightarrow PAD \rightarrow LSP_2 \rightarrow PAD \rightarrow TDO_B$
XXX0X100	$TDI_B \!\!  o \!\! Register \!\!  o \!\! LSP_3 \!\!  o \!\! PAD \!\!  o \!\! TDO_B$
XXX0X101	$TDI_B \rightarrow Register \rightarrow LSP_1 \rightarrow PAD \rightarrow LSP_3 \rightarrow PAD \rightarrow TDO_B$
XXX0X110	$TDI_B \!\! \to \!\! Register \!\! \to \!\! LSP_2 \!\! \to \!\! PAD \!\! \to \!\! LSP_3 \!\! \to \!\! PAD \!\! \to \!\! TDO_B$
XXX0X111	$TDI_B \!\!\to\! Register \!\!\to\! LSP_1 \!\!\to\! PAD \!\!\to\! LSP_2 \!\!\to\! PAD \!\!\to\! LSP_3 \!\!\to\! PAD \!\!\to\! TDO_B$
XXX1XXXX	TDI <sub>B</sub> →Register→TDO <sub>B</sub> (Loopback)

Y - don't care

Register = 'PSC110F instruction register or any of the 'PSC110F test data registers PAD = insertion of a 1-bit register for synchronization

#### Mode Register

The mode register is an 8-bit data register used primarily to configure the Local Scan Port Network. The mode register is initialized to "00000001" binary upon entering the Test-Logic-Reset state.

Bits 0, 1, 2, and 4 are used for scan chain configuration as described in *Table 7*. When the *UNPARK* instruction is executed, the scan chain configuration will be as shown in *Table 7* above. When all LSPs are parked, the scan chain configuration will be TDl<sub>B</sub> $\rightarrow$ 'PSC110F-register $\rightarrow$ TDO<sub>B</sub>. Bit 3 is used for TCK<sub>Ln</sub> configuration, see *Table 8*.

**TABLE 8. Test Clock Configuration** 

Bit 3	LSP <sub>n</sub>	TCK <sub>Ln</sub>
1	Parked	Stop
0	Parked	Run
1	Unparked	Run
0	Unparked	Run

Bit 3 is normally set to logic "0" so that TCK<sub>L</sub> is free-running when the local scan ports are parked. When the local ports are parked, bit 3 can be programmed with logic "1", forcing all of the LSP TCK<sub>L</sub>'s to stop. This feature can be used in power sensitive applications to reduce the power consumed by the test circuitry in parts of the system that are not under test. Bit 3 of the mode register must be reset to logic "0" before the UNPARK instruction is executed.

Bit 7 is a status bit for the TCK counter. When the counter is on and has reached terminal count (Zero) Bit 7 of the mode register will be high (logic "1"). Bit 7 is read-only and will be low in all other conditions.

Bits 5 and 6 are reserved for future use.

#### **Device Identification Register**

The device identification register (IDREG) is a 32-bit register compliant with IEEE Std. 1149.1. When the *IDCODE* instruction is active, the identification register is loaded with the value "0FC0E01F" Hex upon leaving the *Capture-DR* state (on the rising edge of the  $TCK_B$ ).

TABLE 9. Detailed Device Identification (Binary)

Bits	Bits 27-12	Bits 11-1	Bit
31–28			0
Version	Part Number	Manufacturer	1
		Identity	
0000	1111 1100 0000	0000 0001 111	1
	1110		

#### Linear Feedback Shift Register

The 'PSC110F contains a "signature compactor" which supports test result evaluation in a multi-chain environment. The signature compactor consists of a 16-bit linear-feedback shift register (LFSR) which can monitor local-port scan data as it is shifted "upstream" from the 'PSC110F's local-port network. Once the LFSR is enabled, the LFSR's state changes in a reproducible way as each local-port data bit is shifted in from the local-port network. When all local-port data has been scanned in, the LFSR contains a 16-bit signature value which can be compared against a signature computed for the expected results vector.

The LFSR uses the following feedback polynomial:

$$F(x) = X^{16} + X^{12} + X^3 + X + 1$$

This signature compactor is used to compress serial data shifted in from the local scan chain, into a 16-bit signature. This signature can then be shifted out for comparison with an expected value. This allows users to test long scan chains in parallel, via Broadcast or Multi-Cast addressing modes, and check only the 16-bit signatures from each module.

The LFSR is initialized with a value of "0000" Hex upon reset.

### 32-Bit TCK Counter Register:

The 32-bit TCK counter register enables BIST testing that requires "n" TCK cycles, to be run on a parked LSP while another 'PSC110F port is being tested. The *CNTRSEL* instruction can be used to load a count-down value into the counter register via the active scan chain. When the counter is enabled (via the *CNTRON* instruction), and the LSP is parked, the local TCKs will stop and be held low when terminal count is reached.

The TCK counter is initialized with a value of "00000000" Hex upon reset.

## **Special Features**

#### **BIST SUPPORT**

The sequence of instructions to run BIST testing on a parked SCANPSC110F Bridge port is as follows:

- Pre-load the Boundary register of the device under test if needed.
- Initialize the TCK counter to 00000000 Hex. Note that the TCK counter is initialized to 00000000 Hex upon Test-Logic-Reset, so this step may not be necessary.
- Issue the CNTRON instruction to the 'PSC110F, to enable the TCK counter.
- Shift the PARKRTI instruction into the 'PSC110F instruction register and BIST instruction into the instruction register of the device under test.
- 5. Issue the CNTRSEL instruction to the 'PSC110F.
- Load the TCK counter (Shift the 32-bit value representing the number of TCK<sub>L</sub> cycles needed to execute the BIST operation into the TCK counter register).
- 7. Bit 7 of the Mode register can be scanned to check the status of the TCK counter, (MODESEL instruction followed by a Shift-DR). Bit 7 logic "0" means the counter has not reached terminal count, logic "1" means that the counter has reached terminal count and the BIST operation has completed.
- 8. Execute the CNTROFF instruction.
- Unpark the LSP and scan out the result of the BIST operation (the CNTROFF instruction must be executed before unparking the LSP).

The Self test will begin on the rising edge of  $TCK_B$  following the Update-DR TAP controller state.

#### RESET

Reset operations can be performed at three levels. The highest level resets all 'PSC110F registers and all of the local scan chains of selected and unselected 'PSC110Fs. This "Level 1" reset is performed whenever the 'PSC110F TAP Controller enters the *Test-Logic-Reset* state. *Test-Logic-Reset* can be entered synchronously by forcing TMS<sub>B</sub> high for at least five (5) TCK<sub>B</sub> pulses, or asynchronously by asserting the TRST pin. A "Level 1" reset forces all 'PSC110Fs into the *Wait-For-Address* state, parks all local scan chains in the *Test-Logic-Reset* state, and initializes all 'PSC110F registers.

TABLE 10. Reset Configurations for Registers

Register	Bit Width	Initial Hex Value		
MCGR	2	0		
Instruction	8	AA (IDCODE Instruction)		
Mode	8	01		
LFSR	16	0000		
32-Bit Counter	32	00000000		

The SOFTRESET instruction is provided to perform a "Level 2" reset of all LSP's of selected 'PSC110Fs. SOFTRESET forces all TMS<sub>L</sub> signals high, placing the corresponding local TAP Controllers in the Test-Logic-Reset state within five (5)  $TCK_B$  cycles.

The third level of reset is the resetting of individual local ports. An individual LSP can be reset by parking the port in the *Test-Logic-Reset* state via the *PARKTLR* instruction. To reset an individual LSP that is parked in one of the other parked states, the LSP must first be unparked via the *UN-PARK* instruction.

#### PORT SYNCHRONIZATION

When a LSP is not being accessed, it is placed in one of the four TAP Controller states:  $Test\text{-}Logic\text{-}Reset, Run\text{-}Test\text{-}/Idle, Pause\text{-}DR, or Pause\text{-}IR. The 'PSC110F is able to park a local chain by controlling the local Test Mode Select outputs (TMS_L(1-3)) (see <math display="inline">Figure~4$ ). TMS\_Ln is forced high for parking in the Test-Logic-Reset state, and forced low for parking in Run-Test-Idle, Pause-IR, or Pause-DR states. Local chain access is achieved by issuing the UNPARK instruction. The LSPs do not become unparked until the 'PSC110F TAP Controller is sequenced through a specified synchronization state. Synchronization occurs in the Run-Test-Idle; and in the Pause-DR or Pause-IR state for ports parked in Pause-DR or Pause-IR, respectively.

Figures 11, 12 show the waveforms for synchronization of a local chain that was parked in the Test-Logic-Reset state. Once the UNPARK instruction is received in the instruction register, the LSPC forces TMS $_{\rm L}$  low on the falling edge of TCK $_{\rm B}$ .




FIGURE 11. Local Scan Port Synchronization on Second Pass

This moves the local chain TAP Controllers to the synchronization state (Run-Test/Idle), where they stay until synchronization occurs. If the next state of the 'PSC110F TAP Control-

ler is Run-Test/Idle,  $TMS_L$  is connected to  $TMS_B$  and the local TAP Controllers are synchronized to the 'PSC110F TAP Controller as shown in *Figure 12*. If the next state after

## Special Features (Continued)

Update-IR were Select-DR, TMS<sub>L</sub> would remain low and synchronization would not occur until the 'PSC110F TAP Controller entered the Run-Test/Idle state, as shown in Figure 11.

Each local port has its own Local Scan Port Controller. This is necessary because the LSPN can be configured in any one of eight (8) possible combinations. Either one, some, or all of the local ports can be accessed simultaneously. Configuring the LSPN is accomplished with the mode register, in conjunction with the *UNPARK* instruction.

The LSPN can be unparked in one of seven different configurations, as specified by bits 0-2 of the mode register. Using multiple ports presents not only the task of synchronizing the 'PSC110F TAP Controller with the TAP Controllers of an individual local port, but also of synchronizing the individual local ports to one another.

When multiple local ports are selected for access, it is possible that two ports are parked in different states. This could occur when previous operations accessed the two ports separately and parked them in the two different states. The LSP Controllers handle this situation gracefully. Figure 12 shows the UNPARK instruction being used to access LSP1, LSP2, and LSP3 in series (mode register = "XXX0X111" binary). LSP1 and LSP2 become active as the 'PSC110F controller is sequenced through the Run-Test/Idle state. LSP3 remains parked in the Pause-DR state until the 'PSC110F TAP Controller is sequenced through the Pause-DR state. At that point, all three local ports are synchronized for access via the active scan chain.




FIGURE 12. Synchronization of the Three Local Scan Ports (LSP<sub>1</sub>, LSP<sub>2</sub>, and LSP<sub>3</sub>)

## Absolute Maximum Ratings (Note 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IL</sub>)

DC Output Diode Current (I<sub>OK</sub>)

 $V_{\rm O} = -0.5 V$  —20 mA

 $V_{\rm O}$  =  $V_{\rm CC}$  +0.5V +20 mA DC Output Voltage ( $V_{\rm O}$ ) -0.5V to  $V_{\rm CC}$  +0.5V

DC Output Source/Sink Current (I $_{\rm O}$ )  $\pm 50$  mA DC V $_{\rm CC}$  or Ground Current  $\pm 50$  mA

per Output Pin

DC Latchup Source or Sink Current ±300 mA

Junction Temperature

Ceramic +175°C

Storage Temperature -65°C to +150°C

ESD Last Passing Voltage (Min) 4000V

# Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>)

 $\begin{array}{lll} \text{SCANPSC110F} & \text{4.5V to 5.5V} \\ \text{Input Voltage (V_I)} & \text{0V to V}_{\text{CC}} \\ \text{Output Voltage (V_O)} & \text{0V to V}_{\text{CC}} \\ \end{array}$ 

Operating Temperature (T<sub>A</sub>)

Military –55°C to +125°C

Minimum Input Edge Rate dV/dt

SCAN "F" Series Devices 125 mV/ns

 $V_{\text{IN}}$  from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V

Note 5: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply temperature, and output/input loading variables. National does not recommended operation of SCAN outside of recommended operation conditions.

## **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	Military	Units	Conditions
		(V)	T <sub>A</sub> =		
			-55°C to +125°C		
			Guaranteed		
			Limits		
V <sub>IH</sub>	Minimum High	4.5	2.0	V	$V_{OUT} = 0.1V$ or
	Input Voltage	5.5	2.0		V <sub>CC</sub> -0.1V
V <sub>IL</sub>	Maximum Low	4.5	0.8	V	$V_{OUT} = 0.1V$ or
	Input Voltage	5.5	0.8		V <sub>CC</sub> -0.1V
V <sub>OH</sub>	Minimum High	4.5	4.4		I <sub>OUT</sub> = -50 μA
$(TCK_{Ln}, TMS_{Ln},$	Output Voltage	5.5	5.4	V	$V_{IN}$ (TDI <sub>B</sub> , TMS <sub>B</sub> ,
TDO <sub>Ln</sub> )					$TCK_B$ ) = $V_{IH}$
V <sub>OH</sub>	Minimum High	4.5	3.7		I <sub>OUT</sub> = -24 mA
$(TCK_{Ln}, TMS_{Ln},$	Output Voltage	5.5	4.7	V	$V_{\text{IN}}$ on $S_{(0-5)}$ and
TDO <sub>Ln</sub> )					$TDI_{(1-3)} = V_{IH}, V_{IL}$
					All Outputs Loaded
V <sub>OH</sub>	Minimum High	4.5	3.15	V	I <sub>OUT</sub> = -50 μA
(TDO <sub>B</sub> )	Output Voltage	5.5	4.15		
V <sub>OH</sub>	Minimum High	4.5	2.4	V	$I_{OUT} = -24 \text{ mA}$
(TDO <sub>B</sub> )	Output Voltage	5.5	2.4		All Outputs Loaded
V <sub>OL</sub>	Maximum Low	4.5	0.1		I <sub>OUT</sub> = +50 μA
$(TCK_{Ln},TMS_{Ln},$	Output Voltage	5.5	0.1	V	$V_{IN}$ (TDI <sub>B</sub> , TMS <sub>B</sub> ,
TDO <sub>Ln</sub> )					$TCK_B$ ) = $V_{IL}$
V <sub>OL</sub>	Maximum Low	4.5	0.50		$I_{OUT}$ = +24 mA
$(TCK_{Ln},TMS_{Ln},$	Output Voltage	5.5	0.50	V	$V_{\text{IN}}$ on $S_{(0-5)}$ and
TDO <sub>Ln</sub> )					$TDI_{(1-3)} = V_{IH}, V_{IL}$
					All Outputs Loaded
V <sub>OL</sub>	Maximum Low	4.5	0.1	V	I <sub>OUT</sub> = +50 μA
(TDO <sub>B</sub> )	Output Voltage	5.5	0.1	v v	
V <sub>OL</sub>	Maximum Low	4.5	0.55	V	I <sub>OUT</sub> = +48 mA
(TDO <sub>B</sub> )	Output Voltage	5.5	0.55		All Outputs Loaded

#### DC Electrical Characteristics (Continued) Symbol Parameter Military Units Conditions $V_{CC}$ (V) T<sub>A</sub> = -55°C to +125°C Guaranteed Limits I<sub>IN</sub> (OE, 5.5 ±1.0 Maximum Input μΑ $V_{IN} = V_{CC}$ or $V_{IN} = GND$ $TCK_B$ , $S_{(0-5)}$ ) Leakage Current Maximum Input $V_{IN} = V_{CC}$ $I_{\mathsf{IN},\;\mathsf{MAX}}$ $(\overline{\mathsf{TRST}},\,\mathsf{TDI}_{\mathsf{Ln}},$ Leakage Current 5.5 3.7 μΑ $\mathsf{TDI}_\mathsf{B},\,\mathsf{TMS}_\mathsf{B})$ V<sub>IN</sub> = GND Maximum Input $I_{\text{IN, MAX}}$ $(\overline{\mathsf{TRST}},\,\mathsf{TDI}_{\mathsf{Ln}},$ -385 Leakage Current 5.5 μΑ $\mathsf{TDI}_\mathsf{B},\,\mathsf{TMS}_\mathsf{B})$ $V_{IN} = GND$ Minimum Input I<sub>IN, MIN</sub> $(TDI_B, TMS_B,$ Leakage Current -160 5.5 μΑ $\overline{\text{TRST}}$ , $\text{TDI}_{\text{Ln}}$ ) Maximum 5.5 1.6 $V_{IN} = V_{CC} - 2.1V$ mΑ I<sub>CC</sub>/Input $V_{IN} = V_{CC} - 2.1V$ Maximum $I_{CCT}$ I<sub>CC</sub>/Input $(TDI_B, TMS_B,$ Test one at a time 5.5 1.75 mΑ with others floating TRST, TDI<sub>I</sub>) $TDI_B$ , $TMS_B$ , $\overline{TRST}$ , $I_{CC}$ Maximum 5.5 168 μΑ Quiescent $TDI_L = V_{CC}$ Supply Current $TDI_{B}$ , $TMS_{B}$ , $\overline{TRST}$ , Maximum I<sub>CC, MAX</sub> 5.5 2.5 mΑ Quiescent Supply Current $TDI_{I} = GND$ V<sub>OLD</sub> = 1.65V max $I_{OLD}$ Minimum $(TCK_{Ln}, TMS_{Ln},$ Dynamic 50 $V_{IN}$ ( $\overline{OE}$ ) = $V_{IL}$ 5.5 mΑ (Note 6) $TDO_{Ln}$ ) Output Current $V_{OLD} = 0.8V$ Minimum $I_{OLD}$ $V_{IN} (\overline{TRST}) = V_{IH}$ $(TDO_B)$ Dynamic 5.5 63 mΑ Output Current (Note 6) V<sub>OHD</sub> = 3.85V max Minimum $\mathsf{I}_{\mathsf{OHD}}$ $(\mathsf{TCK}_{\mathsf{Ln}},\,\mathsf{TMS}_{\mathsf{Ln}},\,$ Dynamic 5.5 -50 (Note 6) mΑ $TDO_{Ln}$ ) Output Current V<sub>OHD</sub> = 2.0V max Minimum Dynamic $I_{OHD}$ (TDO<sub>B</sub>) Output Current -27 (Note 6) 5.5 mΑ Maximum $V_{IN}(\overline{OE}) = V_{IH}$ $\mathsf{I}_{\mathsf{OZ}}$ TRI-STATE® 5.5 ±10.0 μΑ $V_{IN} (\overline{TRST}) = V_{IL}$ $V_O = V_{CC}$ , GND Leakage Current $V_{O} = 0.0V$ Output Short -100 5.5 mΑ $I_{OS}$ $(TDO_B)$ Circuit Current min (Note 7)

Note 6: Maximum test duration of 2 ms. One output loaded at a time.

Note 7: Maximum test duration not to exceed 1 second.

t <sub>PHL</sub> , Propagation t <sub>PLH</sub> TCK <sub>B</sub> ↓ to 1 TCK <sub>B</sub> ↑ to 1 t <sub>PHL</sub> , Propagation t <sub>PLH</sub> TCK <sub>B</sub> ↓ to 1 TCK <sub>B</sub> ↓ to 2 TCK <sub>B</sub> ↓ to 2 TCK <sub>B</sub> ↓ to 3 TC	TCK <sub>Ln</sub> TCK <sub>Ln</sub> n Delay  TDO <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TDO <sub>B</sub> n Delay  MS <sub>Ln</sub> n Delay  MS <sub>Ln</sub>	V <sub>cc</sub> (V)  5.0  5.0  5.0  5.0  5.0	to +	-55°C 125°C 50 pF Max 15.0 15.0 16.5 17.0 26.5 24.5	ns ns ns	Figure 13 Figure 13 Figure 13
$\begin{array}{c} t_{PLH} & TCK_B \downarrow to \\ TCK_B \uparrow to \\ TCK_B \downarrow \\ TCK_B$	TCK <sub>Ln</sub> TCK <sub>Ln</sub> n Delay  TDO <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TDO <sub>B</sub> n Delay  MS <sub>Ln</sub> n Delay  MS <sub>Ln</sub>	5.0 5.0 5.0	to +' C <sub>L</sub> =  Min  3.0 2.5  3.0 3.0 3.5 4.5  3.0 2.5  2.5	125°C 50 pF Max 15.0 15.0 16.5 17.0 26.5 24.5 17.0 16.5	ns	Figure 13
$\begin{array}{c} t_{\text{PLH}} & \text{TCK}_{\text{B}} \downarrow \text{ to} \\ & \text{TCK}_{\text{B}} \uparrow \text{ to} \\ & \text{TCK}_{\text{B}} \uparrow \text{ to} \\ & \text{TCK}_{\text{B}} \downarrow \text{ to} \\ & \text$	TCK <sub>Ln</sub> TCK <sub>Ln</sub> n Delay  TDO <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TDO <sub>B</sub> n Delay  MS <sub>Ln</sub> n Delay  MS <sub>Ln</sub>	5.0 5.0 5.0	C <sub>L</sub> = Min  3.0 2.5  3.0 3.0 3.5 4.5  3.0 2.5  2.5	15.0 15.0 15.0 16.5 17.0 26.5 24.5	ns	Figure 13
$\begin{array}{c} t_{PLH} & TCK_B \downarrow to \\ TCK_B \uparrow to \\ TCK_B \downarrow \\ TCK_B$	TCK <sub>Ln</sub> TCK <sub>Ln</sub> n Delay  TDO <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TDO <sub>B</sub> n Delay  MS <sub>Ln</sub> n Delay  MS <sub>Ln</sub>	5.0 5.0 5.0	3.0 2.5 3.0 3.0 3.5 4.5 3.0 2.5 2.5	15.0 15.0 16.5 17.0 26.5 24.5	ns	Figure 13
$\begin{array}{c} t_{PLH} & TCK_B \downarrow to \\ TCK_B \uparrow to \\ TCK_B \downarrow \\ TCK_B$	TCK <sub>Ln</sub> TCK <sub>Ln</sub> n Delay  TDO <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TDO <sub>B</sub> n Delay  MS <sub>Ln</sub> n Delay  MS <sub>Ln</sub>	5.0 5.0 5.0	2.5 3.0 3.0 3.5 4.5 3.0 2.5 2.5	15.0 16.5 17.0 26.5 24.5 17.0 16.5	ns	Figure 13
$\begin{array}{c} t_{PLH} & TCK_B \downarrow to \\ TCK_B \uparrow to \\ TCK_B \downarrow \\ TCK_B$	TCK <sub>Ln</sub> TCK <sub>Ln</sub> n Delay  TDO <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> n Delay  TDO <sub>B</sub> n Delay  MS <sub>Ln</sub> n Delay  MS <sub>Ln</sub>	5.0 5.0 5.0	2.5 3.0 3.0 3.5 4.5 3.0 2.5 2.5	15.0 16.5 17.0 26.5 24.5 17.0 16.5	ns	Figure 13
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	TCK <sub>Ln</sub> n Delay  FDO <sub>Ln</sub> n Delay  FMS <sub>Ln</sub> r MS <sub>Ln</sub> n Delay  FDO <sub>B</sub> n Delay  MS <sub>Ln</sub> n Delay  MS <sub>Ln</sub> n Delay  MS <sub>Ln</sub>	5.0 5.0 5.0	3.0 3.0 3.5 4.5 3.0 2.5 2.5	16.5 17.0 26.5 24.5 17.0 16.5	ns	Figure 13
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	n Delay  FDO <sub>Ln</sub> n Delay  FMS <sub>Ln</sub> n Delay  FMS <sub>D</sub> n Delay  FDO <sub>B</sub> n Delay  MS <sub>Ln</sub> n Delay  MS <sub>Ln</sub>	5.0 5.0 5.0	3.0 3.0 3.5 4.5 3.0 2.5 2.5	17.0 26.5 24.5 17.0 16.5	ns	Figure 13
$\begin{array}{c} t_{PLH} & TCK_B \downarrow to \\ TCK_B \downarrow \\ TC$	FDO <sub>Ln</sub> FDO <sub>Ln</sub> In Delay FMS <sub>Ln</sub> In Delay FMS <sub>Ln</sub> In Delay FDO <sub>B</sub> In Delay MS <sub>Ln</sub> In Delay	5.0 5.0 5.0	3.0 3.5 4.5 3.0 2.5 2.5	17.0 26.5 24.5 17.0 16.5	ns	Figure 13
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	TDO <sub>Ln</sub> n Delay  TMS <sub>Ln</sub> TMS <sub>Ln</sub> n Delay  TDO <sub>B</sub> TDO <sub>B</sub> n Delay  MS <sub>Ln</sub> n Delay  MS <sub>Ln</sub>	5.0 5.0 5.0	3.0 3.5 4.5 3.0 2.5 2.5	17.0 26.5 24.5 17.0 16.5	ns	Figure 13
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	n Delay  TMS <sub>Ln</sub> TMS <sub>Ln</sub> n Delay  TDO <sub>B</sub> n Delay  MS <sub>Ln</sub> n Delay  MS <sub>Ln</sub>	5.0	3.5 4.5 3.0 2.5 2.5	26.5 24.5 17.0 16.5		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	FMS <sub>Ln</sub> TMS <sub>Ln</sub> TDO <sub>B</sub> TDO <sub></sub>	5.0	3.0 2.5 2.5	24.5 17.0 16.5		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	rMS <sub>Ln</sub> n Delay rDO <sub>B</sub> n Delay MS <sub>Ln</sub> n Delay MS <sub>Ln</sub>	5.0	3.0 2.5 2.5	24.5 17.0 16.5		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	n Delay FDO <sub>B</sub> FDO <sub>B</sub> n Delay MS <sub>Ln</sub> n Delay MS <sub>Ln</sub>	5.0	3.0 2.5 2.5	17.0 16.5	ns	Figure 13
$\begin{array}{c} t_{PLH} & TCK_B \downarrow to \\ TRST to TI \\ T$	FDO <sub>B</sub> FDO <sub>B</sub> n Delay MS <sub>Ln</sub> n Delay MS <sub>Ln</sub>	5.0	2.5 2.5	16.5	ns	Figure 13
$\begin{array}{c c} & TCK_B \downarrow \ to^{-1}\\ t_{PHL}, & Propagatio\\ t_{PLH} & TMS_B \ to^{-1}\\ t_{PLH} & Propagatio\\ \hline TRST \ to^{-1}\\ t_{PZL}, & Enable \ Tim\\ t_{PZH} & TCK_B \downarrow \ to^{-1}\\ t_{PLZ}, & Disable \ Tim\\ t_{PHZ} & TCK_B \downarrow \ to^{-1}\\ TCK_B \downarrow \ to$	rDO <sub>B</sub> n Delay MS <sub>Ln</sub> n Delay MS <sub>Ln</sub>	5.0	2.5 2.5	16.5		1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	n Delay MS <sub>Ln</sub> n Delay MS <sub>Ln</sub>		2.5		1	İ
$\begin{array}{cccc} t_{PLH} & TMS_B \ to \ T\\ t_{PLH} & Propagatio \\ \hline TRST \ to \ T\\ TRST \ to \ T\\ t_{PZL}, & Enable \ Tim \\ t_{PZH} & TCK_B \downarrow \ to \ TCK_B \downarrow \$	MS <sub>Ln</sub> n Delay MS <sub>Ln</sub>				ns	Figure 1:
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	n Delay MS <sub>Ln</sub>	5.0		14.5		
	MS <sub>Ln</sub>	0.0	4.5	30.0	ns	Figure 1:
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				00.0		ga.c
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		5.0				
$\begin{array}{cccc} & & & & & & & & & & \\ & & & & & & & & $	TDO.	0.0	4.0	22.5	ns	
$\begin{array}{cccc} t_{\text{PLZ}}, & \text{Disable Tir} \\ t_{\text{PHZ}} & \text{TCK}_{\text{B}} \downarrow \text{ to}^{-} \\ & \text{TCK}_{$			3.0	19.0	113	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			0.0	10.0		
$\begin{array}{cccc} & & & & & & & & & & \\ & TCK_{B} \downarrow & to^{-1} \\ & t_{PZL}, & & Enable Tim \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & \\ & & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & & \\ & & $		5.0	1.5	15.5	ns	
$\begin{array}{ccc} t_{PZL}, & Enable Tim \\ t_{PZH} & TCK_B \downarrow \text{ to }^- \\ & T$		0.0	2.0	17.0	113	
$\begin{array}{cccc} t_{PZH} & TCK_B \downarrow to & \\ & TCK$			2.0	17.0		
$\begin{array}{ccc} & & & & & & & & & \\ & & & & & & & \\ t_{PLZ}, & & & & & & \\ t_{PHZ} & & & & & & \\ & & & & & & \\ & & & & & $		5.0	4.0	20.5	ns	
$\begin{array}{lll} t_{\text{PLZ}}, & \text{Disable Tir} \\ t_{\text{PHZ}} & \text{TCK}_{\text{B}} \!\!\downarrow \text{ to}^{-1} \\ & \text{TCK}_{\text{B}} \!\!\downarrow \text{ to}^{-1} \\ t_{\text{PZL}}, & \text{Enable Tir} \\ t_{\text{PZH}} & \overline{\text{OE}} \text{ to TDC} \\ t_{\text{PLZ}}, & \text{Disable Tir} \\ \end{array}$	_	0.0	2.5	16.5	110	
$\begin{array}{ccc} & & & & & & & & & \\ t_{PHZ} & & & & & & & & \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ t_{PZL}, & & & & & \\ & & & & & & \\ Enable Tim \\ t_{PZH} & & & & & \\ \hline OE to TDC \\ t_{PLZ}, & & & & \\ Disable Tim \\ \end{array}$			2.0	10.0		
		5.0	2.0	16.5	ns	
$ \begin{array}{ll} t_{\rm PZL}, & {\rm Enable\ Tim} \\ t_{\rm PZH} & {\rm \overline{OE}\ to\ TDC} \\ t_{\rm PLZ}, & {\rm Disable\ Tim} \\ \end{array} $	_	0.0	2.0	17.5	113	
$t_{\text{PZH}}$ $\overline{\text{OE}}$ to TDC $t_{\text{PLZ}}$ , Disable Tire		5.0	3.0	19.5	ns	Figure 1
t <sub>PLZ</sub> , Disable Tir		3.0	3.0	17.5	113	rigule re
FLZ/		5.0	1.0	14.0	ns	Figure 1
	-	3.0	1.0	15.5	115	i iguie it
		5.0	2.0	14.5	ns	Figure 1
		3.0	2.0 1.5	13.0	115	r iguie 10
		5.0	1.0	12.0	ns	Figure 1
·		5.0			115	rigule it
$t_{PHZ}$ $\overline{OE}$ to TMS $t_{PZL}$ , Enable Tim		5.0	1.0	12.5		Figure 1
1 2127		5.0	2.0	14.5	ns	riguie 10
t <sub>PZH</sub> OE to TCK		5.0	1.5	13.0	no	Figure 4
t <sub>PLZ</sub> , Disable Tir		5.0	1.0	12.0	ns	Figure 10
t <sub>PHZ</sub> OE to TCK		F 0	1.0	12.5	u	Fi 4
t <sub>PLZ</sub> , Disable Tir	ne	5.0	2.5	20.0	ns	Figure 1:
t <sub>PHZ</sub> TRST to T	20	F.0	3.0	20.0	_	F: 1
$t_{PLZ}$ , Disable Tir $t_{PHZ}$ TRST to Ti	_	5.0	2.5 1.5	21.0 21.0	ns	Figure 18

			Military		
			$T_A = -55^{\circ}C$		
Symbol	Parameter	V <sub>cc</sub>	to +125°C	Units	Fig.
•		(V)	C <sub>L</sub> = 50 pF		No.
			Guaranteed		
			Minimum		
t <sub>S</sub>	Setup Time	5.0	8.0		
	TMS <sub>B</sub> to TCK <sub>B</sub> ↑				
t <sub>H</sub>	Hold Time	5.0	4.0	ns	Figure 13
	TMS <sub>B</sub> to TCK <sub>B</sub> ↑				
t <sub>S</sub>	Setup Time	5.0	6.0	ns	Figure 13
	TDI <sub>B</sub> to TCK <sub>B</sub> ↑				
t <sub>H</sub>	Hold Time	5.0	4.0	ns	Figure 13
	Tdl <sub>B</sub> to TCK <sub>B</sub> ↑				
t <sub>S</sub>	Setup Time				
	S <sub>n</sub> to TCK <sub>B</sub> ↓	5.0	12.5	ns	
	(in <i>Update-DR</i> state)				
t <sub>H</sub>	Hold Time				
	S <sub>n</sub> to TCK <sub>B</sub> ↓	5.0	0.0	ns	
	(in <i>Update-DR</i> state)				
t <sub>S</sub>	Setup Time				
	S <sub>n</sub> to TCK <sub>B</sub> ↑	5.0	4.0	ns	
	(in Capture-DR or				
	Capture-IR state)				
t <sub>H</sub>	Hold Time				
	S <sub>n</sub> to TCK <sub>B</sub> ↑	5.0	6.0	ns	
	(in Capture-DR or				
	Capture-IR state)				
t <sub>S</sub>	Setup Time	5.0	2.0	ns	Figure 13
	TDI <sub>Ln</sub> to TCK <sub>B</sub> ↑				
$t_H$	Hold Time	5.0	6.0	ns	Figure 13
	TDI <sub>Ln</sub> to TCK <sub>B</sub> ↑				
ts	Setup Time				
	OE to TCK <sub>B</sub> ↑	5.0	4.0	ns	
	(in Capture-DR state)				
t <sub>H</sub>	Hold Time				
	OE to TCK <sub>B</sub> ↑	5.0	4.0	ns	
	(in Capture-DR State)				
t <sub>vv</sub>	Clock Pulse Width	5.0	24.0	ns	Figure 13
	TCK <sub>B</sub> (H or L)				
t <sub>WL</sub>	Clock Pulse Width	5.0	10.0	ns	Figure 15
	TRST (L)				
t <sub>REC</sub>	Recover Time	5.0	2.0	ns	Figure 15
	TCK <sub>B</sub> ↑ from TRST				
t <sub>oshL</sub> ,	Output-to-Output Skew	5.0	1.0	ns	(Note 8)
t <sub>oslh</sub>	TCK <sub>Ln</sub>				
t <sub>oshL</sub> ,	Output-to-Output Skew	5.0	2.0	ns	(Note 8)
t <sub>OSLH</sub>	TMS <sub>Ln</sub> (unparked)				
F <sub>MAX</sub>	Maximum Clock Frequency	5.0		MHz	

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (toshL), or LOW to HIGH (toshH). The specification is guaranteed but not tested.

## Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Pin Capacitance	5.0	pF	V <sub>CC</sub> is Open
C <sub>OUT</sub>	Output Pin Capacitance	6.5	pF	V <sub>CC</sub> is Open
C <sub>PD</sub>	Power Dissipation Capacitance	50	pF	V <sub>CC</sub> = 5.0V

## **AC Waveforms**






FIGURE 13. Waveforms for an Unparked SCANPSC110F Bridge in the SHIFT-DR (IR) TAP Controller State




Note A:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f = 1 MHz,  $t_f$  = 3 ns,  $t_f$  = 3 ns, skew  $\leq$  150 ps.

FIGURE 14. Quiet Output Noise Voltage Waveform



## **Appendix**



Note: The value of the TMS during the rising edge of TCK is located next to each transition.

FIGURE 17. IEEE 1149.1 TAP Controller State Diagram

## **Applications Example**




FIGURE 18. Boundary Scan Backplane with 10 Card Slots, 8 Slots Are Filled with Boards

The following sequence gives an example of how one might use the SCANPSC110F Bridge to perform 1149.1 operations

via a multi-drop scan backplane. The system involved has 10 card slots, 8 of which are filled with modules, and 2 slots are empty. (See *Figure 18* ).

## Applications Example (Continued)

More Information can be found in Application Notes:

AN-1023 Structural System Test via IEEE Std. 1149.1 with SCANPSC110F Hierarchical and Multidrop Addressable JTAG Port

AN-1022 Boundary Scan, An Enabling Technology for System Level Embedded Test

- After the system is powered up a level-1 reset is performed via the TRST input. All TAP Controllers (both 'PSC110F and local) are asynchronously forced into the Test-Logic-Reset state. All LSP Controllers are in the parked Test-Logic-Reset state; this forces the TMS<sub>L</sub> outputs of each port to a logic "1", keeping all board TAPs in the Test-Logic-Reset state.
- The first task of the tester is to find out which slots are occupied on the backplane. This is accomplished by performing a serial poll of each slot address in the system, as assigned by the S<sub>0-5</sub> value of each 'PSC110F in the system.

Each target slot address is addressed by first sequencing all 'PSC110Fs on the backplane to the <code>Shift-IR</code> state, and then by shifting in the address of the target slot. The 'PSC110F TAP controller is then sequenced through the Update-IR state. If a 'PSC110F with the matching slot identification is present, it is selected. All other 'PSC110Fs are unselected. To determine whether that slot contains a selected 'PSC110F, the tester must read back the 'PSC110FS  $S_{0-5}$  value (if present).

The tester moves the selected 'PSC110F from the *Update-IR* state back to the *Shift-IR* state, and the instruction register is then scanned while loading the next instruction (GOTOWAIT). During the *Capture-IR* state of the TAP Controller, a "01" pattern is loaded into the two least significant bits of the 'PSC110F's instruction register, and the most significant six bits capture the value on the S  $_{0-5}$  pins. The captured data is shifted out while the GOTOWAIT command is shifted in. If an "all ones" pattern is returned, a board does not exist at that location. (The "all ones" pattern is caused by the pull-up resistor on the TDI input of the controller, as required for 1149.1 compliance.)

At the end of instruction register scan, the *GOTOWAIT* command is issued and all 'PSC110F selection controllers enter the *Wait-For-Address* state. This allows the next 'PSC110F in the polling sequence to be addressed. The polling process is repeated for every possible board address in the system. In this example, the tester finds that boards #1 through #8 are present, and boards #9 and #10 are missing. Therefore, it will report back its findings and will not attempt to test the missing boards.

Infrastructure testing of the populated boards may now proceed. The tester addresses the 'PSC110F on Board #1 for test operations. 'PSC110F #1 is now selected, while all others are unselected.

Board #1 is wired such that all LSP<sub>n</sub>'s are connected to individual scan chains. The first objective is to test the scan chain integrity of the board. For this task, it is more efficient to configure the LSPN such that all three chains are placed in series. To accomplish this, the *MODESEL* instruction is issued to place the mode register into the active scan chain, and the binary value "00000111" is shifted into the mode register. The *UNPARK* instruction is then issued to access all three local chains.

Once the *UNPARK* instruction has been updated and the 'PSC110F TAP controller is synchronized with the local TAP's, the scan chain integrity test can be performed on the local scan chains. This test is done by performing a *Capture-IR* and then shifting the scan chain checking the 2 least significant bits of each components instruction register for "01". If the LSB's of any component in the scan chain are not "01", the test fails. Diagnostic software can be used to narrow down the cause of the failure. Next the device identification of each component in the scan chain is checked. This is done by issuing the *IDCODE* instruction to each component in the scan chain. Components that do not support *IDCODE* will insert their bypass register into the active scan chain.

After the IDCODE register scan, the *GOTOWAIT* instruction is issued to reset the local scan ports and return the 'PSC110F Selection controller to the Wait-For-Address state. A sequence similar to step 3 is repeated for each board in the system.

4. Next, the tester addresses Board #1 to perform interconnect testing. For this task, it is efficient to configure the LSPN such that all three chains are placed in series. Therefore, the Mode register should be programmed with the binary value "00000111" (this was done in step 3 above and need not be repeated unless a Test-Logic-Reset was performed since then). The UN-PARK instruction is issued to access all three local chains.


Once the *UNPARK* instruction has been loaded and the 'PSC110F is synchronized with the local TAPs, normal 1149.1 scan operations may commence. To test the interconnect on Board #1, an instruction register scan sequence is performed and the *SAMPLE/PRELOAD* instruction is loaded into the instruction register of all target devices. The *BYPASS* instruction is loaded into the instruction register of 'PSC110F #1. A data register scan is now performed to preload the first test vector to be applied to the interconnect.


- 5. After the preload operation is performed, an instruction register scan is used to load the EXTEST instruction into all TAPs (BYPASS loaded into 'PSC110F #1). The appropriate sequencing is now performed to apply patterns in order to test the interconnect on Board #1.
- Upon completion of the interconnect test on Board #1, the local chains must be parked. The PARKTLR command is loaded into the instruction register, and the TMS Ln outputs of the three local chains are forced high, sending the three local TAPs into the Test-Logic-Reset state
- 7. Now that the Board #1 interconnect has been tested, the interconnect on the other boards in the system must be checked. All 'PSC110F are returned to the Wait-For-Address state by issuing the GOTOWAIT instruction. Board #2 is addressed next, followed by the rest of the boards in the system. A sequence similar to steps 4 through 6 is used for each board.

## Applications Example (Continued)


- Assume that boards #6, #7 and #8 are identical, so that it is possible to test them simultaneously. The tester first addresses Board #6. Next the MCGRSELinstruction is issued to place the Multi-Cast Group register into the active scan chain, and the binary value "01" is shifted into the MCGR. The GOTOWAIT instruction is then issued returning all 'PSC110F's to the Wait-For-Address state. The MCGR for 'PSC110F #7 and 'PSC110F #8 are programmed the same as Board #6. Next the Multi-Cast address "00111101" is issued by the tester, which causes the 'PSC110F Selection controller of 'PSC110F #6-#8 to enter the Selected-Multi-Cast state. The LFSRON instruction is then issued to enable the signature compaction circuitry on the selected 'PSC110Fs. The SAMPLE/ PRELOAD and EXTEST instructions are then used to test the interconnects, similar to steps 4 and 5 above. When the test sequence is complete, the GOTOWAIT instruction is issued returning all 'PSC110Fs to the Wait-For-Address state . 'PSC110Fs #6, #7, and #8 are then addressed one at a time to read back the test signature from the LFSR (the LFSR is read by selecting it with the LFSRSEL instruction, then scanning out its con-
- 9. After testing the interconnect on the individual boards, the next step is to test the backplane interconnect. This is a pair-wise test between Board #1 and each of the other boards. Board #1 drives test patterns onto th backplane wiring, and the currently addressed slave board senses the written data via its backplane scan interface. In this example, the interconnect between Board #1 and Board #2 is tested first. To test this interconnect, the 1149.1-compliant backplane transceivers, SCAN182245A, SCAN ABT Test Access Logic, on each board must be accessed for scan operations (see Figure 19). For more information on SCAN ABT live insertion capabilities, refer to the SCAN182245A datasheet.
  - First, the system master (Board #1) is addressed and selected. The 1149.1-compliant SCAN ABT transceivers reside on the chain connected to LSP<sub>2</sub> on Board #1. The mode register is re-configured so that only port LSP<sub>2</sub> is

- in the chain, and the *UNPARK* instruction is then used to access this chain. The appropriate instruction register and data register scan sequencing is then performed to apply a pattern to the backplane using the SCAN ABT bus transceiver.
- 10. To test the backplane interconnect, LSP2 of Board #1 must be parked in the Run-Test/Idle TAP controller state, so that the EXTEST command will stay active when Board #1 is de-selected (the PARKRTI instruction is issued). The GOTOWAIT instruction is then issued to return all boards to the Wait-For-Address state. Each one of the slave boards is then addressed, one at a time, to sample the backplane signals being driven by Board #1. For example, Board #2 is addressed. The mode register is reconfigured, (if needed), to select the scan chain (LSP2) that includes the SCAN ABT backplane transceivers for Board #2. The UNPARK instruction is issued to unpark LSP<sub>n</sub> and insert it into the active scan chain. The SAMPLE/PRELOAD instruction is issued to the SCAN ABT backplane transceivers, (BY-PASS to other components in the scan chain). The backplane is sampled by sequencing the TAP controller through the Capture-DR state and the data is shifted out and checked by the tester. The PARKRTI instruction is then given to park LSP<sub>n</sub> of Board #2 in the *Run-Test/Idle* state, and the GOTOWAIT instruction is issued to return all 'PSC110Fs to the Wait-For-Address state so that the next board, (Board #3), can be sampled. This procedure is repeated for boards #3-#8, then Board #1 is selected again, a new pattern is shifted out and driven by the EX-TEST command, and the slave boards are again
- 11. Step 10 is repeated until the backplane interconnect has been sufficiently tested.
- 12. When testing is complete, the controller sends out the SOFTRESET instruction to all 'PSC110Fs. This is accomplished by first using the broadcast address, "3B" Hex, to select all 'PSC110Fs. The SOFTRESET command is then loaded, causing TMS<sub>L(1-3)</sub> signals to go high; this drives all local TAPs into the Test-Logic-Reset state within five TCK cycles.





### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Pin Flatpak NS Package Number WA28D

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

#### National Semiconductor Europe

Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507