



Dual Enhancement-Mode MOSFETS (N- and P-Channel)

CHARACTERISTICS


- N- and P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Applicable over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n- and p-channel vertical DMOS. The model subcircuit schematic is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.



SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions		Typical	Unit
Static					
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V, V _{GS} , I _D = 250 μA	N-Ch	1.75	V
		V _{DS} = V, V _{GS} , I _D = -250 μA	P-Ch	2	
On-State Drain Current ^a	I _{D(on)}	V _{DS} ≥ 5 V, V _{GS} = 10 V	N-Ch	100	A
		V _{DS} ≤ -5 V, V _{GS} = -10 V	P-Ch	39	
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = 10 V, I _D = 4.5 A	N-Ch	0.148	Ω
		V _{GS} = -10 V, I _D = -3.1 A	P-Ch	0.12	
		V _{GS} = 4.5 V, I _D = 3.9 A	N-Ch	0.058	
		V _{GS} = -4.5 V, I _D = -2.8 A	P-Ch	0.13	
Forward Transconductance ^a	g _{fs}	V _{DS} = 15 V, I _D = 4.5 A	N-Ch	13	S
		V _{DS} = -15 V, I _D = -3.1 A	P-Ch	7.4	
Diode Forward Voltage ^a	V _{SD}	I _S = 2 A, V _{GS} = 0 V	N-Ch	0.81	V
		I _S = -2 V, V _{GS} = 0 V	P-Ch	-0.80	
Dynamic ^b					
Total Gate Charge ^b	Q _g	N-Channel V _{DS} = 30 V, V _{GS} = 10 V, I _D = 4.5 A P-Channel V _{DS} = -10 V, V _{GS} = -30 V, I _D = -3.1 A	N-Ch	16	nC
Gate-Source Charge ^b	Q _{gs}		P-Ch	16	
			N-Ch	4	
Gate-Drain Charge ^b	Q _{gd}		P-Ch	4	
			N-Ch	3	
Turn-On Delay Time ^b	t _{d(on)}		N-Channel V _{DD} =30 V, R _L = 30 Ω I _D ≡ 1 A, V _{GEN} = 10 V, R _G = 6 Ω P-Channel V _{DD} = -30 V, R _L = 30 Ω I _D ≡ -1 A, V _{GEN} = -10 V, R _G = 6 Ω	P-Ch	
		N-Ch		29	
	Rise Time ^b	t _r		P-Ch	18
				N-Ch	9
	Turn-Off Delay Time ^b	t _{d(off)}		P-Ch	10
				N-Ch	35
	Fall Time ^b	t _f		P-Ch	10
				N-Ch	7
Source-Drain Reverse Recovery Time	t _{rr}	I _F = 2 A, di/dt = 100 A/μs	P-Ch	27	
			N-Ch	35	
			P-Ch	52	

Notes







a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.









COMPARISON OF MODEL WITH MEASURED DATA ($T_J=25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

N-Channel MOSFET



Note: Dots and squares represent measured data.

P-Channel MOSFET



Note: Dots and squares represent measured data.