

## **SLA60000 SERIES HIGH DENSITY GATE ARRAY**

### ■ **DESCRIPTION**

The EEA SLA60000 Series is a family of ultra high-speed VLSI CMOS gate arrays utilizing a 0.25µm “sea-of-gates” architecture.

- Ultra-high-speed, high density and low power consumption
- Low voltage operation: 2.5V and 2.0V
- Number of raw gates: 2,519,604 gates

### ■ **FEATURES**

- **Process** 0.25µm 3/4 layer metalization CMOS process
- **Integration** A maximum of 2,519,604 gates (2 input NAND gate equivalent)
- **Operating Speed**
  - Internal gates: 107ps (2.5V Typ), 140 ps (2.0V Typ)  
(2-input pair NAND, F/O = 1, Typical wire load)
  - Input buffer: 260 ps (3.3V Typ), Built-in level shifter used.  
270 ps (2.5V Typ), 360 ps (2.0 Typ)  
(F/O = 2, Typical wire load)
  - Output buffer: 1.5ns (3.3V Typ) Built-in level shifter used.  
1.6ns (2.5V Typ), 2.3ns (2.0V Typ) (C<sub>L</sub>=15 pF)
- **I/F Levels** CMOS/LVTTL compatible
- **Input Modes** CMOS, LVTTL, CMOS Schmitt, LVTTL Schmitt, PCI-3V  
Built-in pull-up and pull-down resistor can be usable.  
(2 types for each resistor value)
- **Output Modes** Normal, 3-state, bi-directional, PCI-3V
- **Output Drive**
  - I<sub>OL</sub> = 0.1, 1, 3, 6, 12, 24 mA selectable  
(built-in level shifter is used at 3.3V)
  - I<sub>OL</sub> = 0.1, 1,3,6,9,18mA selectable (at 2.5V)
  - I<sub>OL</sub> = 0.05,0.3,1,1,3,6mA selectable (at 2.0V)
- **RAM** Asynchronous 1-port, asynchronous 2-port
- **Dual Power**
  - Operation supported by using level-shifter circuit
  - Internal logic: Operation supported by low voltage.
  - I/O Buffer: Built-in interfaces of both high and low voltages possible.

## SLA60000 Series

## ■ Master Structure

The SLA60000 Series comprises 10 types of masters, from which the customer is able to select the master most suitable.

| Master  | Total BC<br>(Raw Gates) | Number of<br>Pads | Number of<br>Columns (X) | Number of<br>Rows (Y) | Cell Utilization Ratio<br>(U) <sup>*1</sup> |                  |
|---------|-------------------------|-------------------|--------------------------|-----------------------|---------------------------------------------|------------------|
|         |                         |                   |                          |                       | 3-layer<br>metal                            | 4-layer<br>metal |
| SLA6009 | 99220                   | 112               | 605                      | 164                   | 80                                          | 90               |
| SLS6017 | 171720                  | 148               | 795                      | 216                   | 80                                          | 90               |
| SLA6028 | 284394                  | 188               | 1023                     | 278                   | 70                                          | 85               |
| SLA6040 | 400290                  | 224               | 1213                     | 330                   | 70                                          | 85               |
| SLA6059 | 595362                  | 272               | 1481                     | 402                   | 70                                          | 85               |
| SLA6083 | 831572                  | 284               | 1747                     | 476                   | 65                                          | 80               |
| SLA6123 | 1234820                 | 344               | 2129                     | 580                   | 65                                          | 80               |
| SLA6158 | 1587754                 | 388               | 2413                     | 658                   | 65                                          | 80               |
| SLA6190 | 1902960                 | 424               | 2643                     | 720                   | 60                                          | 75               |
| SLA6251 | 2519604                 | 488               | 3043                     | 828                   | 60                                          | 75               |

NOTE: \*1: This is the value when there are no cells, such as RAM cells. The cell use efficiency is dependent not only on the scope of the circuits, but also on the number of signals, the number of branches per signal, etc.; thus, use the values in this table only as an estimate

## ■ ELECTRICAL CHARACTERISTICS AND SPECIFICATIONS

## Absolute Maximum Ratings (For single Power Supplies):

| Item                 | Symbol           | Limits                                      | (V <sub>SS</sub> = 0V) |
|----------------------|------------------|---------------------------------------------|------------------------|
|                      |                  |                                             | Unit                   |
| Power Supply Voltage | V <sub>DD</sub>  | -0.3 to 3.0                                 | V                      |
| Input Voltage        | V <sub>I</sub>   | -0.3 to V <sub>DD</sub> + 0.5 <sup>*1</sup> | V                      |
| Output Voltage       | V <sub>O</sub>   | -0.3 to V <sub>DD</sub> + 0.5 <sup>*1</sup> | V                      |
| Output Current/Pin   | I <sub>OUT</sub> | ± 30                                        | mA                     |
| Storage Temperature  | T <sub>STG</sub> | -65 to 150                                  | °C                     |

\*1: Possible to use from -0.3V to 4.0V of N channel open drain bi-directional buffers and input buffer.

**Absolute Maximum Ratings (For Dual Power Supplies):**(V<sub>SS</sub> = 0V)

| Item                 | Symbol                         | Limits                                       | Unit |
|----------------------|--------------------------------|----------------------------------------------|------|
| Power Supply Voltage | HV <sub>DD</sub> <sup>*3</sup> | -0.3 to 4.0                                  | V    |
|                      | LV <sub>DD</sub> <sup>*3</sup> | -0.3 to 3.0                                  | V    |
| Input Voltage        | HV <sub>I</sub>                | -0.3 to HV <sub>DD</sub> + 0.5 <sup>*1</sup> | V    |
|                      | LV <sub>I</sub>                | -0.3 to LV <sub>DD</sub> + 0.5 <sup>*1</sup> | V    |
| Output Voltage       | HV <sub>O</sub>                | -0.3 to HV <sub>DD</sub> + 0.5 <sup>*1</sup> | V    |
|                      | LV <sub>O</sub>                | -0.3 to LV <sub>DD</sub> + 0.5 <sup>*1</sup> | V    |
| Output Current/Pin   | I <sub>OUT</sub>               | ± 30 (+/- 50 <sup>*2</sup> )                 | mA   |
| Storage Temperature  | T <sub>STG</sub>               | -65 to 150                                   | °C   |

\*1: Possible to use from -0.3V to 4.0V of N channel open drain bi-directional buffers and input buffer.

\*2: Possible to use 24mA of output buffer.

\*3: HV<sub>DD</sub> > LV<sub>DD</sub>.**Recommended Operating Conditions (For Single Power Supplies: V<sub>DD</sub> = 2.5V)**

| Item                                 | Symbol          | Min             | Typ  | Max                           | Unit |
|--------------------------------------|-----------------|-----------------|------|-------------------------------|------|
| Power Supply Voltage                 | V <sub>DD</sub> | 2.30            | 2.50 | 2.70                          | V    |
| Input Voltage                        | V <sub>I</sub>  | V <sub>SS</sub> | --   | V <sub>DD</sub> <sup>*1</sup> | V    |
| Ambient Temperature                  | T <sub>a</sub>  | 0               | 25   | 70 <sup>*2</sup>              | °C   |
|                                      |                 | -40             | 25   | 85 <sup>*3</sup>              |      |
| Normal Input for Rising Edge Input   | t <sub>ri</sub> | --              | --   | 50                            | ns   |
| Normal Input for Falling Edge Input  | t <sub>fi</sub> | --              | --   | 50                            | ns   |
| Schmitt Input for Rising Edge Input  | t <sub>ri</sub> | --              | --   | 5                             | ms   |
| Schmitt Input for Falling Edge Input | t <sub>fi</sub> | --              | --   | 5                             | ms   |

\*1: Possible to use 3.6V of N channel open drain bi-directional buffers and input buffers

\*2: The ambient temperature range is recommended for T<sub>J</sub> = 0 to 85 °C.\*3: The ambient temperature range is recommended for T<sub>J</sub> = -40 to 125 °C.**Recommended Operating Conditions (For Single Power Supplies):**

| Item                                 | Symbol          | Min             | Typ  | Max                           | Unit |
|--------------------------------------|-----------------|-----------------|------|-------------------------------|------|
| Power Supply Voltage                 | V <sub>DD</sub> | 1.80            | 2.00 | 2.20                          | V    |
| Input Voltage                        | V <sub>I</sub>  | V <sub>SS</sub> | --   | V <sub>DD</sub> <sup>*1</sup> | V    |
| Ambient Temperature                  | T <sub>a</sub>  | 0               | 25   | 70 <sup>*2</sup>              | °C   |
|                                      |                 | -40             | 25   | 85 <sup>*3</sup>              |      |
| Normal Input for Rising Edge Input   | t <sub>ri</sub> | --              | --   | 100                           | ns   |
| Normal Input for Falling Edge Input  | t <sub>fi</sub> | --              | --   | 100                           | ns   |
| Schmitt Input for Rising Edge Input  | t <sub>ri</sub> | --              | --   | 10                            | ms   |
| Schmitt Input for Falling Edge Input | t <sub>fi</sub> | --              | --   | 10                            | ms   |

\*1: Possible to use 3.6V of N channel open drain bi-directional buffers and input buffers

\*2: The ambient temperature range is recommended for T<sub>J</sub> = 0 to 85 °C.\*3: The ambient temperature range is recommended for T<sub>J</sub> = -40 to 125 °C.

## SLA60000 Series

## Recommended Operating Conditions (For Dual Power Supplies):

| Item                                 | Symbol           | Min             | Typ  | Max                            | Unit |
|--------------------------------------|------------------|-----------------|------|--------------------------------|------|
| Power Supply Voltage (High Voltage)  | HV <sub>DD</sub> | 3.00            | 3.30 | 3.60                           | V    |
| Power Supply Voltage (Low Voltage)   | LV <sub>DD</sub> | 2.30            | 2.50 | 2.70                           | V    |
| Input Voltage                        | HV <sub>I</sub>  | V <sub>SS</sub> | --   | HV <sub>DD</sub> <sup>*1</sup> | V    |
|                                      | LV <sub>I</sub>  | V <sub>SS</sub> | --   | LV <sub>DD</sub> <sup>*1</sup> |      |
| Ambient Temperature                  | T <sub>a</sub>   | 0               | 25   | 70 <sup>*2</sup>               | °C   |
|                                      |                  | -40             | 25   | 85 <sup>*3</sup>               |      |
| Normal Input for Rising Edge Input   | H <sub>tri</sub> | --              | --   | 50                             | ns   |
| Normal Input for Falling Edge Input  | H <sub>tfi</sub> | --              | --   | 50                             | ns   |
| Schmitt Input for Rising Edge Input  | H <sub>tri</sub> | --              | --   | 5                              | ms   |
| Schmitt Input for Falling Edge Input | H <sub>tfi</sub> | --              | --   | 5                              | ms   |

\*1: Possible to use 3.6V of N channel open drain bi-directional buffers and input buffers

\*2: The ambient temperature range is recommended for T<sub>j</sub> = 0 to 85 °C

\*3: The ambient temperature range is recommended to T<sub>j</sub> = -40 to 125 °C.

## Recommended Operating Conditions (For Dual Power Supplies):

| Item                                 | Symbol           | Min             | Typ  | Max                            | Unit |
|--------------------------------------|------------------|-----------------|------|--------------------------------|------|
| Power Supply Voltage (High Voltage)  | HV <sub>DD</sub> | 3.00            | 3.30 | 3.60                           | V    |
| Power Supply Voltage (Low Voltage)   | LV <sub>DD</sub> | 1.80            | 2.00 | 2.20                           | V    |
| Input Voltage                        | HV <sub>I</sub>  | V <sub>SS</sub> | --   | HV <sub>DD</sub> <sup>*1</sup> | V    |
|                                      | LV <sub>I</sub>  | V <sub>SS</sub> | --   | LV <sub>DD</sub> <sup>*1</sup> |      |
| Ambient Temperature                  | T <sub>a</sub>   | 0               | 25   | 70 <sup>*2</sup>               | °C   |
|                                      |                  | -40             | 25   | 85 <sup>*3</sup>               |      |
| Normal Input for Rising Edge Input   | H <sub>tri</sub> | --              | --   | 50                             | ns   |
|                                      | L <sub>tri</sub> | --              | --   | 100                            |      |
| Normal Input for Falling Edge Input  | H <sub>tfi</sub> | --              | --   | 50                             | ns   |
|                                      | L <sub>tfi</sub> | --              | --   | 100                            |      |
| Schmitt Input for Rising Edge Input  | H <sub>tri</sub> | --              | --   | 5                              | ms   |
|                                      | L <sub>tri</sub> | --              | --   | 10                             |      |
| Schmitt Input for Falling Edge Input | H <sub>tfi</sub> | --              | --   | 5                              | ms   |
|                                      | L <sub>tfi</sub> | --              | --   | 10                             |      |

\*1: Possible to use 3.6V of N channel open drain bi-directional buffers and input buffers

\*2: The ambient temperature range is recommended for T<sub>j</sub> = 0 to 85 °C

\*3: The ambient temperature range is recommended to T<sub>j</sub> = -40 to 125 °C.

### Electrical Characteristics of the SLA60000 Series:

(HV<sub>DD</sub> = 3.3V in common, V<sub>SS</sub> = 0V, Ta = -40 to 85°C)

| Item                              | Symbol            | Conditions                                                                                                                               |        | Min                      | Typ      | Max          | Unit     |
|-----------------------------------|-------------------|------------------------------------------------------------------------------------------------------------------------------------------|--------|--------------------------|----------|--------------|----------|
| Input Leakage Current             | I <sub>LI</sub>   | --                                                                                                                                       |        | -5                       | --       | 5            | μA       |
| Off State Leakage Current         | I <sub>OZ</sub>   | --                                                                                                                                       |        | -5                       | --       | 5            | μA       |
| High Level Output Voltage         | V <sub>OH</sub>   | I <sub>OH</sub> = -0.1mA (Type S), -1mA (Type M), -3mA (Type 1), -6mA (Type 2), -12mA (Type 3), -24mA (Type 4)<br>HV <sub>DD</sub> = Min |        | HV <sub>DD</sub><br>-0.4 | --       | --           | V        |
| Low Level Output Voltage          | V <sub>OL</sub>   | I <sub>OL</sub> = 0.1mA (Type S), 1mA (Type M), 3mA (Type 1), 6mA (Type 2), 12mA (Type 3), 24mA (Type 4)<br>HV <sub>DD</sub> = Min       |        | --                       | --       | 0.4          | V        |
| High Level Input Voltage          | V <sub>IH1</sub>  | CMOS Level, HV <sub>DD</sub> = Max                                                                                                       |        | 2.2                      | --       | --           | V        |
| Low Level Input Voltage           | V <sub>IL1</sub>  | CMOS Level, HV <sub>DD</sub> = Min                                                                                                       |        | --                       | --       | 0.8          | V        |
| Possitive Trigger Voltage         | V <sub>T1+</sub>  | CMOS Schmitt                                                                                                                             |        | 1.4                      | --       | 2.7          | V        |
| Negative Trigger Voltage          | V <sub>T1-</sub>  | CMOS Schmitt                                                                                                                             |        | 0.6                      | --       | 1.8          | V        |
| Hysteresis Voltage                | V <sub>H1</sub>   | CMOS Schmitt                                                                                                                             |        | 0.3                      | --       | --           | V        |
| High Level Input Voltage          | V <sub>IH2</sub>  | LVTTL Level, HV <sub>DD</sub> = Max                                                                                                      |        | 2.0                      | --       | --           | V        |
| Low Level Input Voltage           | V <sub>IL2</sub>  | LVTTL Level, HV <sub>DD</sub> = Min                                                                                                      |        | --                       | --       | 0.8          | V        |
| Positive Trigger Voltage          | V <sub>T2+</sub>  | LVTTL Schmitt                                                                                                                            |        | 1.1                      | --       | 2.4          | V        |
| Negative Trigger Voltage          | V <sub>T2-</sub>  | LVTTL Schmitt                                                                                                                            |        | 0.6                      | --       | 1.8          | V        |
| Hysteresis Voltage                | V <sub>H2</sub>   | LVTTL Schmitt                                                                                                                            |        | 0.1                      | --       | --           | V        |
| High Level Input Voltage          | V <sub>IH3</sub>  | PCI Level, HV <sub>DD</sub> + Max                                                                                                        |        | 1.8                      | --       | --           | V        |
| Low Level Input Voltage           | V <sub>IL3</sub>  | PCI Level, HV <sub>DD</sub> = Min                                                                                                        |        | --                       | --       | 0.9          | V        |
| High Level Output Current         | I <sub>OH3</sub>  | PCI Response,<br>V <sub>OH</sub> = 0.90V, HV <sub>DD</sub> = Min<br>V <sub>OH</sub> = 2.52V, HV <sub>DD</sub> = Max                      |        | -36<br>--                | --<br>-- | --<br>-115   | mA<br>mA |
| Low Level Output Current          | I <sub>OL3</sub>  | PCI Response<br>V <sub>OH</sub> = 1.80V, HV <sub>DD</sub> = Min<br>V <sub>OL</sub> = .065V, HV <sub>DD</sub> = Max                       |        | 48<br>--                 | --<br>-- | --<br>137    | mA<br>mA |
| Pull-up Resistance                | R <sub>UP</sub>   | V <sub>I</sub> = 0V                                                                                                                      | Type 1 | 30                       | 60       | (120)<br>144 | KΩ       |
|                                   |                   |                                                                                                                                          | Type 2 | 60                       | 120      | (240)<br>288 |          |
| Pull-down Resistance              | R <sub>PD</sub>   | V <sub>I</sub> =HV <sub>DD</sub>                                                                                                         | Type 1 | 30                       | 60       | (120)<br>144 | KΩ       |
|                                   |                   |                                                                                                                                          | Type 2 | 60                       | 120      | (240)<br>288 |          |
| High Level Maintenance Current    | I <sub>BHH</sub>  | Bus Hold Response,<br>V <sub>IN</sub> = 2.0V, HV <sub>DD</sub> = Min                                                                     |        | --                       | --       | -20          | μA       |
| Low Level Maintenance Current     | I <sub>BHL</sub>  | Bus Hold Response,<br>V <sub>IN</sub> = 0.8V, HV <sub>DD</sub> = Min                                                                     |        | --                       | --       | 17           | μA       |
| High Level Reversal Current       | I <sub>BHHO</sub> | Bus Hold Response,<br>V <sub>IN</sub> = 0.8V, HV <sub>DD</sub> = Max                                                                     |        | -350                     | --       | --           | μA       |
| Low Level Reversal Current        | I <sub>BHLO</sub> | Bus Hold Response,<br>V <sub>IN</sub> = 2.0V, HV <sub>DD</sub> = Max                                                                     |        | 210                      | --       | --           | μA       |
| Input Terminal Capacitance        | C <sub>I</sub>    | f = 1Mhz, V <sub>DD</sub> = 0V                                                                                                           |        | --                       | --       | 8            | pF       |
| Output Terminal Capacitance       | C <sub>O</sub>    | f = 1Mhz, V <sub>DD</sub> = 0V                                                                                                           |        | --                       | --       | 10           | pF       |
| Input/Output Terminal Capacitance | C <sub>IO</sub>   | f = 1Mhz, V <sub>DD</sub> = 0V                                                                                                           |        | --                       | --       | 10           | pF       |

## SLA60000 Series

## Electrical Characteristics of the SLA60000 Series:

(V<sub>DD</sub> = 2.0V ± 0.2V, V<sub>SS</sub> = 0V, T<sub>a</sub> = -40 to 85°C)

| Item                              | Symbol            | Conditions                                                                                                                             |        | Min                     | Typ | Max          | Unit |
|-----------------------------------|-------------------|----------------------------------------------------------------------------------------------------------------------------------------|--------|-------------------------|-----|--------------|------|
| Input Leakage Current             | I <sub>LI</sub>   | --                                                                                                                                     |        | -5                      | --  | 5            | μA   |
| Off State Leakage Current         | I <sub>OZ</sub>   | --                                                                                                                                     |        | -5                      | --  | 5            | μA   |
| High Level Output Voltage         | V <sub>OH</sub>   | I <sub>OH</sub> = -0.1mA (Type S), -1mA (Type M), -3mA (Type 1), -6mA (Type 2), -9mA (Type 3), -18mA (Type 4)<br>V <sub>DD</sub> = Min |        | V <sub>DD</sub><br>-0.4 | --  | --           | V    |
| Low Level Output Voltage          | V <sub>OL</sub>   | I <sub>OL</sub> = 0.1mA (Type S), 1mA (Type M), 3mA (Type 1), 6mA (Type 2), 9mA (Type 3), 18mA (Type 4)<br>V <sub>DD</sub> = Min       |        | --                      | --  | 0.4          | V    |
| High Level Input Voltage          | V <sub>IH1</sub>  | CMOS Level, V <sub>DD</sub> = Max                                                                                                      |        | 1.7                     | --  | --           | V    |
| Low Level Input Voltage           | V <sub>IL1</sub>  | CMOS Level, V <sub>DD</sub> = Min                                                                                                      |        | --                      | --  | 0.7          | V    |
| High Level Input Voltage          | V <sub>T1+</sub>  | CMOS Schmitt                                                                                                                           |        | 0.8                     | --  | 1.9          | V    |
| Low Level Input Voltage           | V <sub>T1-</sub>  | CMOS Schmitt                                                                                                                           |        | 0.5                     | --  | 1.3          | V    |
| Hysteresis Voltage                | V <sub>H1</sub>   | CMOS Schmitt                                                                                                                           |        | 0                       | --  | --           | V    |
| Pull-up Resistance                | R <sub>UP</sub>   | V <sub>I</sub> = 0V                                                                                                                    | Type 1 | 20                      | 50  | (100)<br>120 | KΩ   |
|                                   |                   |                                                                                                                                        | Type 2 | 40                      | 100 | (200)<br>240 |      |
| Pull-down Resistance              | R <sub>PD</sub>   | V <sub>I</sub> = V <sub>DD</sub>                                                                                                       | Type 1 | 20                      | 50  | (100)<br>120 | KΩ   |
|                                   |                   |                                                                                                                                        | Type 2 | 40                      | 100 | (200)<br>240 |      |
| High Level Maintenance Current    | I <sub>BHH</sub>  | Bus Hold Response,<br>V <sub>IN</sub> = 1.7V, V <sub>DD</sub> = Min                                                                    |        | --                      | --  | -5           | μA   |
| Low Level Maintenance Current     | I <sub>BHL</sub>  | Bus Hold Response,<br>V <sub>IN</sub> = 0.7V, V <sub>DD</sub> = Min                                                                    |        | --                      | --  | 5            | μA   |
| High Level Reversal Current       | I <sub>BHHO</sub> | Bus Hold Response,<br>V <sub>IN</sub> = 0.3V, V <sub>DD</sub> = Max                                                                    |        | -280                    | --  | --           | μA   |
| Low Level Reversal Current        | I <sub>BHLO</sub> | Bus Hold Response,<br>V <sub>IN</sub> = 1.6V, V <sub>DD</sub> = Max                                                                    |        | 170                     | --  | --           | μA   |
| Input Terminal Capacitance        | C <sub>I</sub>    | f = 1Mhz, V <sub>DD</sub> = 0V                                                                                                         |        | --                      | --  | 8            | pF   |
| Output Terminal Capacitance       | C <sub>O</sub>    | f = 1Mhz, V <sub>DD</sub> = 0V                                                                                                         |        | --                      | --  | 10           | pF   |
| Input/Output Terminal Capacitance | C <sub>IO</sub>   | f = 1Mhz, V <sub>DD</sub> = 0V                                                                                                         |        | --                      | --  | 10           | pF   |

\* The values parenthesized means in case of T<sub>a</sub> = 0 to 70°C

### Electrical Characteristics of the SLA60000 Series:

May 2000

( $V_{DD} = 2.0V \pm 0.2V$ ,  $V_{SS} = 0V$ ,  $T_a = -40$  to  $85^\circ C$ )

| Item                              | Symbol     | Conditions                                                                                                                                  | Min              | Typ | Max | Unit    |
|-----------------------------------|------------|---------------------------------------------------------------------------------------------------------------------------------------------|------------------|-----|-----|---------|
| Input Leakage Current             | $I_{LI}$   | --                                                                                                                                          | -5               | --  | 5   | $\mu A$ |
| Off State Leakage Current         | $I_{OZ}$   | --                                                                                                                                          | -5               | --  | 5   | $\mu A$ |
| High Level Output Voltage         | $V_{OH}$   | $I_{OH} = -0.05mA$ (Type S), $-0.3mA$ (Type M), $-1mA$ (Type 1), $-2mA$ (Type 2), $-3mA$ (Type 3), $-6mA$ (Type 4)<br>$V_{DD} = \text{Min}$ | $V_{DD}$<br>-0.2 | --  | --  | V       |
| Low Level Output Voltage          | $V_{OL}$   | $I_{OL} = 0.05mA$ (Type S), $0.3mA$ (Type M), $1mA$ (Type 1), $2mA$ (Type 2), $3A$ (Type 3), $6mA$ (Type 4)<br>$V_{DD} = \text{Min}$        | --               | --  | 0.2 | V       |
| High Level Input Voltage          | $V_{IH1}$  | CMOS Level, $V_{DD} = \text{Max}$                                                                                                           | 1.6              | --  | --  | V       |
| Low Level Input Voltage           | $V_{IL1}$  | CMOS Level, $V_{DD} = \text{Min}$                                                                                                           | --               | --  | 0.3 | V       |
| Positive Trigger Voltage          | $V_{T1+}$  | CMOS Schmitt                                                                                                                                | 0.4              | --  | 1.6 | V       |
| Negative Trigger Voltage          | $V_{T1-}$  | CMOS Schmitt                                                                                                                                | 0.3              | --  | 1.4 | V       |
| Hysteresis Voltage                | $V_{H1}$   | CMOS Schmitt                                                                                                                                | 0                | --  | --  | V       |
| Pull-up Resistance                | $R_{UP}$   | $V_I = 0V$                                                                                                                                  | Type 1           | 30  | 70  | 200     |
|                                   |            |                                                                                                                                             | Type 2           | 60  | 140 | 400     |
| Pull-down Resistance              | $R_{PD}$   | $V_I = V_{DD}$                                                                                                                              | Type 1           | 30  | 70  | 200     |
|                                   |            |                                                                                                                                             | Type 2           | 60  | 140 | 400     |
| High Level Maintenance Current    | $I_{BHH}$  | Bus Hold Response,<br>$V_{IN} = 1.7V$ , $V_{DD} = \text{Min}$                                                                               | --               | --  | -2  | $\mu A$ |
| Low Level Maintenance Current     | $I_{BHL}$  | Bus Hold Response,<br>$V_{IN} = 0.7V$ , $V_{DD} = \text{Min}$                                                                               | --               | --  | 2   | $\mu A$ |
| High Level Reversal Current       | $I_{BHHO}$ | Bus Hold Response,<br>$V_{IN} = 0.3V$ , $V_{DD} = \text{Max}$                                                                               | -100             | --  | --  | $\mu A$ |
| Low Level Reversal Current        | $I_{BHLO}$ | Bus Hold Response,<br>$V_{IN} = 1.6V$ , $V_{DD} = \text{Max}$                                                                               | 100              | --  | --  | $\mu A$ |
| Input Terminal Capacitance        | $C_I$      | $f = 1MHz$ , $V_{DD} = 0V$                                                                                                                  | --               | --  | 8   | pF      |
| Output Terminal Capacitance       | $C_O$      | $f = 1MHz$ , $V_{DD} = 0V$                                                                                                                  | --               | --  | 10  | pF      |
| Input/Output Terminal Capacitance | $C_{IO}$   | $f = 1MHz$ , $V_{DD} = 0V$                                                                                                                  | --               | --  | 10  | pF      |

\* The values parenthesized means in case of  $T_a = 0$  to  $70^\circ C$

## Quiescent Current (For Single Power Supplies)

(T<sub>j</sub> = 85°C)

| Master                | 2.5V ±0.2V<br>I <sub>DDs</sub> Max | 2.0V ±0.2V<br>I <sub>DDs</sub> Max | Unit |
|-----------------------|------------------------------------|------------------------------------|------|
| SLA6009 / 6017 / 6028 | 120                                | 90                                 | μA   |
| SLA6040 / 6059 / 6083 | 330                                | 270                                | μA   |
| SLA6123 / 6158        | 630                                | 510                                | μA   |
| SLA6190 / 6251        | 1000                               | 800                                | μA   |


## Quiescent Current (For Dual Power Supplies)

(T<sub>j</sub> = 85°C)

| Master                | 3.3V ±0.3V<br>H <sub>I</sub> <sub>DDs</sub> Max | 2.5V ± 0.2V<br>L <sub>I</sub> <sub>DDs</sub> Max | 3.3V ±0.3V<br>H <sub>I</sub> <sub>DDs</sub> Max | 2.0V ±0.2V<br>L <sub>I</sub> <sub>DDs</sub> Max | Unit |
|-----------------------|-------------------------------------------------|--------------------------------------------------|-------------------------------------------------|-------------------------------------------------|------|
| SLA6009 / 6017 / 6028 | 21                                              | 120                                              | 21                                              | 90                                              | μA   |
| SLA6040 / 6059 / 6083 | 35                                              | 330                                              | 35                                              | 270                                             | μA   |
| SLA6123 / 6158        | 48                                              | 630                                              | 48                                              | 510                                             | μA   |
| SLA6190 / 6251        | 60                                              | 1000                                             | 60                                              | 800                                             | μA   |

### GATE ARRAY DEVELOPMENT FLOW

May 2000



**SLA60000 Series****■ EEA CUSTOMER ENGINEERING**

To help customers implement their design of EEA ASIC's, we offer training at our design centers and at customer sites when required.

When a design is started, an EEA engineer is assigned to the project and will remain with the project through its completion. EEA engineers will work with the customer on design, software and other technical issues. When the design files are transferred to EEA, the assigned engineer will verify the design's integrity and prepare it for place and route. The EEA Customer Engineering Group provides all technical customer-support services including:

- Pre-Sale Technical Support
- Customer Training
- Design Assistance
- Custom Cell Development
- Place and Route
- Scan Insertion and ATPG
- Netlist Conversion and Synthesis
- Software Documentation
- Simulation Support
- Turnkey Design
- Design Verification
- Static Timing Analysis
- JTAG Insertion
- Test Vector Conversion

**■ EDA/CAE SUPPORT**

- Schematic Capture
  - Viewlogic (Synopsys): Viewdraw
  - EEA: Auklet (ECS)
- Synthesis
  - Synopsys: DesignCompiler
  - Exemplar Logic: Leonardo
- Simulation
  - Cadence: Verilog-XL
  - Synopsys: VSS (VHDL)
  - Avant!: Polaris (Purespeed)
  - Viewlogic (Synopsys): Viewsim
  - Modeltech: V-System (VHDL)
- DFT
  - Synopsys: TestCompiler+
  - Viewlogic (Synopsys): TestGen (Sunrise)
- Place & Route
  - Cadence: GateEnsemble
  - Avant!: Aquarius-GA (Apollo)
- Delay Calculation (Post-Route)
  - EEA: Peacock (EXDT)

**■ EDA/CAE SUPPORT (continued)**

- Static Timing
  - Synopsys: PrimeTime (DesignTime)
  - Viewlogic (Synopsys): Motive
- Layout Verification
  - Cadence: Dracula/LVS

This page is intentionally left blank.

**ASIC****DATA SHEET****SLA60000 Series****NOTICE**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of EEA. EEA reserves the right to make changes to this material without notice. EEA does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

EPSON implies SEIKO EPSON CORPORATION and EPSON affiliated company.

© EEA Systems Inc. 1998 All Rights Reserved, Rev. 0.1

**Trademark & Company Name**

XNF is registered trademark of Synopsys Inc. All other product names mentioned herein are trademarks and/or registered trademarks of their respective owners.

For additional information about EEA ASIC products and services, or to discuss a solution tailored to your specific requirements, call your local EEA sales office or contact the factory.

**Corporate Headquarters  
Northwest Regional  
Sales Office & Design Center**  
150 River Oaks Parkway  
San Jose, CA 95134  
Phone: (408)922-0200  
Fax: (408)922-0238

**Northeast Regional  
Sales Office**  
301 Edgewater Place, Suite 120,  
Wakefield, MA 01880  
Phone: (617)246-3600  
Fax: (617)246-5443

**Southeast Regional  
Sales Office**  
4300 Six Forks Road, Suite 430,  
Raleigh, NC 27609  
Phone: (919)781-7667  
Fax: (919)781-6778

**Central Regional  
Sales Office**  
1450 E. American Lane, #1550  
Schaumburg, IL 60173  
Phone: (847)517-7667  
Fax: (847)517-7601

<http://www.eea.epson.com>