

128M X 64 Bits (1GB) SDRAM 168-Pin Unbuffered DIMM (PC133)

FEATURES

- PC133 ($t_{CYC}=7.5ns$ @ $CL=3$)
(see *Ordering Information*)
- Burst Mode Operation
- Auto and self refresh capability
(8192 cycles/64ms refresh)
- LVTTL compatible inputs and outputs
- $+3.3V \pm 0.3V$ power supply
- MRS cycle with address key programs
 - CAS Latency ($CL=2$ and 3)
 - Burst Length (1, 2, 4, 8)
 - Burst Type (sequential and interleave)
- All inputs are sampled at the positive going edge of the system clock
- Serial Presence Detect with EEPROM

ORDERING INFORMATION

Part Number	PC133 133MHz Parameters			
	CL	t _{RCD}	t _{RP}	t _{RC}
SL64U4L128M8G-A75AV	3clks	20ns	20ns	67.5ns

GENERAL DESCRIPTION

The SimpleTech SL64U4L128M8G-A75AV is a 128M x 64 bits Synchronous Dynamic RAM (SDRAM) Dual In-line Memory Module (DIMM).


This module consists of sixteen 32M x 4 bits x 4 banks IC Towers mounted on on a 168-pin glass epoxy substrate. Each IC Tower consists of two CMOS 16M x 4 bits x 4 banks SDRAMs in 54-pin 400-mil TSOP-II packages. The IC Tower stacking technology is patented by SimpleTech under patent number RE.36,916.

A serial EEPROM using the two pin I²C protocol is mounted to provide for the Serial Presence Detects (SPD). Decoupling capacitors of 0.1 μ F and 0.33 μ F are also mounted. Damping resistors are added to all the data lines. PLL circuits supply clocks to the SDRAMs.

The module has gold edge connections and is intended for mounting into 168-pin DIMM edge connector sockets keyed for unbuffered signals and 3.3V power supply.

PACKAGE DIMENSIONS

Units are in inches. Tolerances are ± 0.005 unless otherwise specified.



914

PIN CONFIGURATION

Pin Symbols


Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{SS}	25	NC	49	V _{DD}	73	V _{DD}	97	DQ ₄₁	121	A ₉	145	NC
2	DQ ₀	26	V _{DD}	50	NC	74	DQ ₂₈	98	DQ ₄₂	122	BA ₀	146	V _{REF} *
3	DQ ₁	27	$\overline{WE}$	51	NC	75	DQ ₂₉	99	DQ ₄₃	123	A ₁₁	147	NC
4	DQ ₂	28	DQM ₀	52	CB ₂ *	76	DQ ₃₀	100	DQ ₄₄	124	V _{DD}	148	V _{SS}
5	DQ ₃	29	DQM ₁	53	CB ₃ *	77	DQ ₃₁	101	DQ ₄₅	125	CLK ₁ *	149	DQ ₅₃
6	V _{DD}	30	$\overline{CS_0}$	54	V _{SS}	78	V _{SS}	102	V _{DD}	126	A ₁₂	150	DQ ₅₄
7	DQ ₄	31	DU	55	DQ ₁₆	79	CLK ₂ *	103	DQ ₄₆	127	V _{SS}	151	DQ ₅₅
8	DQ ₅	32	V _{SS}	56	DQ ₁₇	80	NC	104	DQ ₄₇	128	CKE ₀	152	V _{SS}
9	DQ ₆	33	A ₀	57	DQ ₁₈	81	NC	105	CB ₄ *	129	$\overline{CS_3}$	153	DQ ₅₆
10	DQ ₇	34	A ₂	58	DQ ₁₉	82	SDA	106	CB ₅ *	130	DQM ₆	154	DQ ₅₇
11	DQ ₈	35	A ₄	59	V _{DD}	83	SCL	107	V _{SS}	131	DQM ₇	155	DQ ₅₈
12	V _{SS}	36	A ₆	60	DQ ₂₀	84	V _{DD}	108	NC	132	A ₁₃ *	156	DQ ₅₉
13	DQ ₉	37	A ₈	61	NC	85	V _{SS}	109	NC	133	V _{DD}	157	V _{DD}
14	DQ ₁₀	38	A ₁₀ /AP	62	V _{REF} *	86	DQ ₃₂	110	V _{DD}	134	NC	158	DQ ₆₀
15	DQ ₁₁	39	BA ₁	63	CKE ₁	87	DQ ₃₃	111	$\overline{CAS}$	135	NC	159	DQ ₆₁
16	DQ ₁₂	40	V _{DD}	64	V _{SS}	88	DQ ₃₄	112	DQM ₄	136	CB ₆ *	160	DQ ₆₂
17	DQ ₁₃	41	V _{DD}	65	DQ ₂₁	89	DQ ₃₅	113	DQM ₅	137	CB ₇ *	161	DQ ₆₃
18	V _{DD}	42	CLK ₀	66	DQ ₂₂	90	V _{DD}	114	$\overline{CS_1}$	138	V _{SS}	162	V _{SS}
19	DQ ₁₄	43	V _{SS}	67	DQ ₂₃	91	DQ ₃₆	115	$\overline{RAS}$	139	DQ ₄₈	163	CLK ₃ *
20	DQ ₁₅	44	DU	68	V _{SS}	92	DQ ₃₇	116	V _{SS}	140	DQ ₄₉	164	NC
21	CB ₀ *	45	$\overline{CS_2}$	69	DQ ₂₄	93	DQ ₃₈	117	A ₁	141	DQ ₅₀	165	SA ₀
22	CB ₁ *	46	DQM ₂	70	DQ ₂₅	94	DQ ₃₉	118	A ₃	142	DQ ₅₁	166	SA ₁
23	V _{SS}	47	DQM ₃	71	DQ ₂₆	95	DQ ₄₀	119	A ₅	143	V _{DD}	167	SA ₂
24	NC	48	DU	72	DQ ₂₇	96	V _{SS}	120	A ₇	144	DQ ₅₂	168	V _{DD}

*These pins are not used in this module.

(Pin Configuration continued on the next page)

PIN CONFIGURATION *(continued)***Pin Functions**

Pin Symbol	Pin Function
A0-A10/AP, A11, A12	Address Inputs
BA0, BA1	Select Bank
DQ0-DQ63	Data In/Out
$\overline{WE}$	Write Enable
CLK0	Clock Input
CKE0, CKE1	Clock Enable Input
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
DQM0-DQM7	Data Input/Output Mask
$\overline{CS}_0$ - $\overline{CS}_3$	Chip Select Input
SDA	Serial Data I/O
SCL	Serial Clock
SA0-SA2	Address in EEPROM
VDD	Power (+3.3V)
VSS	Ground
NC	No Connection
DU	Don't Use

Pin Arrangement

SERIAL PRESENCE DETECT INFORMATION

Serial PD Interface Protocol: I²C; Current sink capability of SDA driver ≤ 3mA; Maximum clock frequency: 100 KHz

Byte #	Function Described	Function Supported	Hex Value
0	# of bytes written into serial memory at module manufacturer	128 bytes	80h
1	Total # of bytes of SPD memory device	256Bytes (2K-bit)	08h
2	Fundamental memory type	SDRAM	04h
3	# of row addresses on this assembly	13	0Dh
4	# of column addresses on this assembly	11	0Bh
5	# of module banks on this assembly	2 banks	02h
6	Data width of this assembly	64 bits	40h
7	...Data width of this assembly (continued)	—	00h
8	Voltage interface standard of this assembly	LVTTTL	01h
9	SDRAM cycle time at CL=3 (tCYC)	7.5ns	75h
10	SDRAM access time from clock at CL=3 (tAC)	5.4ns	54h
11	DIMM configuration type	None	00h
12	Refresh rate/type	7.8μs, Self-refresh	82h
13	SDRAM width	4 bits	04h
14	Error Checking DRAM data width	None	00h
15	Min. CLK delay for back-to-back rand. col. addr.	tCCD=1 CLK	01h
16	SDRAM device attributes: burst lengths supported	1,2,4,8	0Fh
17	SDRAM device attributes: # of banks on SDRAM device	4 banks	04h
18	SDRAM device attributes: CAS latency	CAS latency = 2,3	06h
19	SDRAM device attributes: CS latency	CS latency = 0	01h
20	SDRAM device attributes: Write latency	Write Latency = 0	01h
21	SDRAM module attributes	On-Card PLL, Non-registered, Non-buffered	04h
22	SDRAM device attributes: general	VCC10%, B/R, S/W, P/A, A/P	0Eh
23	Minimum clock cycle time at CL=2 (tCYC)	10ns	A0h
24	Max. data access time from clock at CL=2 (tAC)	6ns	60h
25	Minimum clock cycle time at CL=1 (tCYC)	—	00h
26	Max. data access time from clock at CL=1 (tAC)	—	00h
27	Minimum row precharge time (tRP)	20ns	14h
28	Minimum row active to row active delay (tRRD)	15ns	0Fh
29	Minimum RAS to CAS (tRCD)	20ns	14h
30	Minimum RAS pulse width (tRAS)	45ns	2Dh
31	Module bank density	512MB	80h
32	Min. command and address signal setup time (tAS)	1.5ns	15h
33	Min. command and address signal hold time (tAH)	0.8ns	08h
34	Min. data signal input setup time (tDS)	1.5ns	15h

(Serial Presence Detect Information continued on the next page)

SERIAL PRESENCE DETECT INFORMATION *(continued)*

Byte #	Function Described	Function Supported	Hex Value
35	Min. data signal input hold time (t _{DH})	0.8ns	08h
36-61	Superset information (may be used in future)	—	00h
62	SPD revision	1.2	12h
63	Checksum for bytes 0-62	JEDEC calculation	xxh
64	Manufacturer's JEDEC ID code per JEP-106E	Continuation code	7Fh
65	Man. JEDEC ID code (continued)	SimpleTech's ID	A8h
66-71			00h
72	Manufacturing location	SimpleTech USA	01h
73-90	Manufacturer's part number		xxh
91	Revision code of PCB	Eng(00), RevA(01), RevB(02)	01h
92			00h
93	Manufacturing date	Year (BCD)	yy
94		Calender Week (BCD)	ww
95	Assembly serial number	Tester number	ss
96		Serial number (bits 7-0)	ss
97		Serial number (bits 15-8)	ss
98		Serial number (bits 23-16)	ss
99-125	Manufacturer's specific data		xxh
126	Intel specification frequency	100MHz	64h
127	Intel specification details	Detailed 100MHz Info	8Fh

FUNCTIONAL BLOCK DIAGRAM

