


- **Controlled Baseline**
  - One Assembly/Test Site, One Fabrication Site
- **Enhanced Diminishing Manufacturing Sources (DMS) Support**
- **Enhanced Product Change Notification**
- **Qualification Pedigree†**
- **Military Operating Temperature Range:**
  - 55°C to 125°C
- **Fast Instruction Cycle Time (30 ns and 40 ns)**
- **Source-Code Compatible With All TMS320C1x and TMS320C2x Devices**
- **RAM-Based Operation**
  - 9K × 16-Bit Single-Cycle On-Chip Program/Data RAM
  - 1056 × 16-Bit Dual-Access On-Chip Data RAM
- **2K × 16-Bit On-Chip Boot ROM**
- **224K × 16-Bit Maximum Addressable External Memory Space (64K Program, 64K Data, 64K I/O, and 32K Global)**
- **32-Bit Arithmetic Logic Unit (ALU)**
  - 32-bit Accumulator (ACC)
  - 32-Bit Accumulator Buffer (ACCB)
- **16-Bit Parallel Logic Unit (PLU)**
- **16 × 16-Bit Multiplier, 32-Bit Product**
- **11 Context-Switch Registers**
- **Two Buffers for Circular Addressing**



- **Full-Duplex Synchronous Serial Port**
- **Time-Division Multiplexed Serial Port (TDM)**
- **Timer With Control and Counter Registers**
- **16 Software-Programmable Wait-State Generators**
- **Divide-by-One Clock Option**
- **IEEE 1149.1‡ Boundary Scan Logic**
- **Operations Are Fully Static**
- **Enhanced Performance Implanted CMOS (EPIC™) Technology Fabricated by Texas Instruments**
- **Packaging**
  - 132-Lead Plastic Quad Flat Package (PQ Suffix)

## description

The SM320C50-EP digital signal processor (DSP) is a high-performance, 16-bit, fixed-point processor manufactured in 0.72-μm double-level metal CMOS technology. The C50 is the first DSP from TI designed as a fully static device. Full-static CMOS design contributes to low power consumption while maintaining high performance, making it ideal for applications such as battery-operated communications systems, satellite systems, and advanced control algorithms.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

‡ IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture

EPIC is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 2002, Texas Instruments Incorporated

# SM320C50-EP

## DIGITAL SIGNAL PROCESSOR

SGUS040 – AUGUST 2002

---

### description (continued)

A number of enhancements to the basic C2x architecture give the C50 a minimum 2× performance over the previous generation. A four-deep instruction pipeline, that incorporates delayed branching, delayed call to subroutine, and delayed return from subroutine, allows the C50 to perform instructions in fewer cycles. The addition of a parallel logic unit (PLU) gives the C50 a method for manipulating bits in data memory without using the accumulator and ALU. The C50 has additional shifting and scaling capability for proper alignment of multiplicands or storage of values to data memory.


The C50 achieves its low-power consumption through the IDLE2 instruction. IDLE2 removes the functional clock from the internal hardware of the C50, which puts it into a total-sleep mode that uses only 7  $\mu$ A. A low-logic level on an external interrupt with a duration of at least five clock cycles ends the IDLE2 mode.

The SM320C50-EP is available with a clock speed of 66 MHz, providing a 30-ns cycle time. The available options are listed in Table 1.

**Table 1. Available Options**

PART NUMBER	SPEED	SUPPLY VOLTAGE TOLERANCE	PACKAGE
SM320C50PQM66EP	30 ns cycle time	$\pm 5\%$	Plastic Quad flat package

functional block diagram



# SM320C50-EP DIGITAL SIGNAL PROCESSOR

SGUS040 – AUGUST 2002

## terminal assignments

Table 2. Terminal Assignments (PQ PKG)

TERMINAL NAME	NO.	TERMINAL NAME	NO.	TERMINAL NAME	NO.	TERMINAL NAME	NO.
NC†	18	A2	57	X2/CLKIN	96	TCLKX	123
NC†	19	A3	58	X1	97	CLKX	124
VSS3	20	A4	59	VDD11	98	TFSR/TADD	125
VSS4	21	A5	60	VDD12	99	TCLKR	126
NC†	22	A6	61	TDO	100	RS	127
D7	23	A7	62	VSS13	101	READY	128
D6	24	A8	63	VSS14	102	HOLD	129
D5	25	A9	64	CLKMD2	103	BIO	130
D4	26	VDD7	65	FSX	104	VDD15	131
D3	27	VDD8	66	TFSX/TFRM	105	VDD16	132
D2	28	TDI	67	DX	106	IAQ	1
D1	29	VSS9	68	TDX	107	TRST	2
D0(LSB)	30	VSS10	69	HOLDA	108	VSS1	3
TMS	31	NC†	70	XF	109	VSS2	4
VDD3	32	CLKMD1	71	CLKOUT1	110	MP/MC	5
VDD4	33	A10	72	NC†	111	D15(MSB)	6
TCK	34	A11	73	IACK	112	D14	7
VSS5	35	A12	74	VDD13	113	D13	8
VSS6	36	A13	75	VDD14	114	D12	9
NC†	37	A14	76	NC†	115	D11	10
INT1	38	A15(MSB)	77	NC†	116	D10	11
INT2	39	NC†	78	NC†	117	D9	12
INT3	40	NC†	79	EMU0	118	D8	13
INT4	41	VDD9	80	EMU1/OFF	119	VDD1	14
NMI	42	VDD10	81	VSS15	120	VDD2	15
DR	43	RD	82	VSS16	121	NC†	16
TDR	44	WE	83	TOUT	122	NC†	17
FSR	45	NC†	84				
CLKR	46	NC†	85				
VDD5	47	VSS11	86				
VDD6	48	VSS12	87				
NC†	49	NC†	88				
NC†	50	DS	89				
NC†	51	IS	90				
NC†	52	PS	91				
VSS7	53	R/W	92				
VSS8	54	STRB	93				
A0	55	BR	94				
A1	56	CLKIN2	95				

† NC = No internal connection



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

### Terminal Functions

TERMINAL NAME      TYPE†		DESCRIPTION
<b>ADDRESS AND DATA BUSES</b>		
A15 (MSB) A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 (LSB)	I/O/Z	Parallel address bus. Multiplexed to address external data, program memory, or I/O. A0–A15 are in the high-impedance state in hold mode and when $\overline{\text{OFF}}$ is active (low). These signals are used as inputs for external DMA access of the on-chip single-access RAM. They become inputs while $\text{HOLDA}$ is active (low) if $\overline{\text{BR}}$ is driven low externally.
D15 (MSB) D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (LSB)	I/O/Z	Parallel data bus. Multiplexed to transfer data between the core CPU and external data, program memory, or I/O devices. D0–D15 are in the high-impedance state when not outputting data, when $\overline{\text{RS}}$ or $\text{HOLD}$ is asserted, or when $\overline{\text{OFF}}$ is active (low). These signals also are used in external DMA access of the on-chip single-access RAM.
<b>MEMORY CONTROL SIGNALS</b>		
$\overline{\text{DS}}$ $\overline{\text{PS}}$ $\overline{\text{IS}}$	O/Z	Data, program, and I/O space select signals. Always high unless asserted for communicating to a particular external space. $\overline{\text{DS}}$ , $\overline{\text{PS}}$ , and $\overline{\text{IS}}$ are in the high-impedance state in hold mode or when $\overline{\text{OFF}}$ is active (low).
READY	I	Data ready input. Indicates that an external device is prepared for the bus transaction to be completed. If the device is not ready (READY is low), the processor waits one cycle and checks READY again. READY also indicates a bus grant to an external device after a $\overline{\text{BR}}$ (bus request) signal.
R/ $\overline{\text{W}}$	I/O/Z	Read/write. R/ $\overline{\text{W}}$ indicates transfer direction during communication to an external device and is normally in read mode (high) unless asserted for performing a write operation. R/ $\overline{\text{W}}$ is in the high-impedance state in hold mode or when $\overline{\text{OFF}}$ is active (low). Used in external DMA access of the 9K RAM cell, this signal indicates the direction of the data bus for DMA reads (high) and writes (low) when $\text{HOLDA}$ and $\overline{\text{IAQ}}$ are active (low).
$\overline{\text{STRB}}$	I/O/Z	Strobe. Always high unless asserted to indicate an external bus cycle, $\overline{\text{STRB}}$ is in the high-impedance state in the hold mode or when $\overline{\text{OFF}}$ is active (low). Used in external DMA access of the on-chip single-access RAM and while $\text{HOLDA}$ and $\overline{\text{IAQ}}$ are active (low), $\overline{\text{STRB}}$ is used to select the memory access.
$\overline{\text{RD}}$	O/Z	Read select. $\overline{\text{RD}}$ indicates an active external read cycle and can connect directly to the output enable ( $\overline{\text{OE}}$ ) of external devices. This signal is active on all external program, data, and I/O reads. $\overline{\text{RD}}$ is in the high-impedance state in hold mode or when $\overline{\text{OFF}}$ is active (low).

† I = Input, O = Output, Z = High-Impedance

NOTE: All input pins that are unused should be connected to  $\text{V}_{\text{DD}}$  or an external pullup resistor. The  $\overline{\text{BR}}$  pin has an internal pullup for performing DMA to the on-chip RAM. For emulation,  $\overline{\text{TRST}}$  has an internal pulldown, and TMS, TCK, and TDI have internal pullups. EMU0 and EMU1 require external pullups to support emulation.

# SM320C50-EP DIGITAL SIGNAL PROCESSOR

SGUS040 – AUGUST 2002

## Terminal Functions (Continued)

TERMINAL NAME	TYPE†	DESCRIPTION
<b>MEMORY CONTROL SIGNALS (CONTINUED)</b>		
$\overline{WE}$	O/Z	Write enable. The falling edge indicates that the device is driving the external data bus (D15–D0). Data can be latched by an external device on the rising edge of $\overline{WE}$ . This signal is active on all external program, data, and I/O writes. $\overline{WE}$ is in the high-impedance state in hold mode or when $\overline{OFF}$ is active (low).
<b>MULTIPROCESSING SIGNALS</b>		
$\overline{HOLD}$	I	Hold. $\overline{HOLD}$ is asserted to request control of the address, data, and control lines. When acknowledged by the C50, these lines go to the high-impedance state.
$\overline{HOLDA}$	O/Z	Hold acknowledge. $\overline{HOLDA}$ indicates to the external circuitry that the processor is in a hold state and that the address, data, and memory control lines are in the high-impedance state so that they are available to the external circuitry for access to local memory. This signal also goes to the high-impedance state when $\overline{OFF}$ is active (low).
$\overline{BR}$	I/O/Z	Bus request. $\overline{BR}$ is asserted during access of external global data memory space. $\overline{READY}$ is asserted when the global data memory is available for the bus transaction. $\overline{BR}$ can be used to extend the data memory address space by up to 32K words. $\overline{BR}$ goes to the high-impedance state when $\overline{OFF}$ is active low. $\overline{BR}$ is used in external DMA access of the on-chip single-access RAM. While $\overline{HOLDA}$ is active (low), $\overline{BR}$ is externally driven (low) to request access to the on-chip single-access RAM.
$\overline{IAQ}$	O/Z	Instruction acquisition. Asserted (active) when there is an instruction address on the address bus; goes into the high-impedance state when $\overline{OFF}$ is active (low). $\overline{IAQ}$ is also used in external DMA access of the on-chip single-access RAM. While $\overline{HOLDA}$ is active (low), $\overline{IAQ}$ acknowledges the $\overline{BR}$ request for access of the on-chip single-access RAM and stops indicating instruction acquisition.
$\overline{BIO}$	I	Branch control. $\overline{BIO}$ samples as the $\overline{BIO}$ condition and, if it is low, causes the device to execute the conditional instruction. $\overline{BIO}$ must be active during the fetch of the conditional instruction.
$\overline{XF}$	O/Z	External flag (latched software-programmable signal). Set high or low by a specific instruction or by loading status register 1 (ST1). Used for signaling other processors in multiprocessor configurations or as a general-purpose output. $\overline{XF}$ goes to the high-impedance state when $\overline{OFF}$ is active (low) and is set high at reset.
$\overline{IACK}$	O/Z	Interrupt acknowledge. Indicates receipt of an interrupt and that the program counter is fetching the interrupt vector location designated by A15–A0. $\overline{IACK}$ goes to the high-impedance state when $\overline{OFF}$ is active (low).
<b>INITIALIZATION, INTERRUPT, AND RESET OPERATIONS</b>		
$\overline{INT4}$ $\overline{INT3}$ $\overline{INT2}$ $\overline{INT1}$	I	External interrupts. $\overline{INT1}$ – $\overline{INT4}$ are prioritized and maskable by the interrupt mask register (IMR) and interrupt mode bit (INTM, bit 9 of status register 0). These signals can be polled and reset by using the interrupt flag register.
$\overline{NMI}$	I	Nonmaskable interrupt. $\overline{NMI}$ is the external interrupt that cannot be masked via INTM or IMR. When $\overline{NMI}$ is activated, the processor traps to the appropriate vector location.
$\overline{RS}$	I	Reset. $\overline{RS}$ causes the device to terminate execution and forces the program counter to zero. When $\overline{RS}$ is brought to a high level, execution begins at location zero of program memory.
$\overline{MP/MC}$	I	Microprocessor/microcomputer select. If active (low) at reset (microcomputer mode), the signal causes the internal program ROM to be mapped into program memory space. In the microprocessor mode, all program memory is mapped externally. This signal is sampled only during reset, and the mode that is set at reset can be overridden via the software control bit $\overline{MP/MC}$ in the PMST register.
<b>OSCILLATOR/TIMER SIGNALS</b>		
$\overline{CLKOUT1}$	O/Z	Master clock (or CLKIN2 frequency). $\overline{CLKOUT1}$ cycles at the machine-cycle rate of the CPU. The internal machine cycle is bounded by the rising edges of this signal. This signal goes to the high-impedance state when $\overline{OFF}$ is active (low).

† I = Input, O = Output, Z = High-Impedance



### Terminal Functions (Continued)

TERMINAL NAME      TYPE†		DESCRIPTION	
OSCILLATOR/TIMER SIGNALS (CONTINUED)			
CLKMD1 CLKMD2	I	CLKMD1	CLKMD2
		0	0
		0	1
		1	0
		Clock mode	
		External clock with divide-by-two option. Input clock is provided to X2/CLKIN1. Internal oscillator and PLL are disabled.	
		Reserved for test purposes	
		External divide-by-one option. Input clock is provided to CLKIN2. Internal oscillator is disabled and internal PLL is enabled.	
		Internal or external divide-by-two option. Input clock is provided to X2/CLKIN1. Internal oscillator is enabled and internal PLL is disabled.	
X2/CLKIN	I	Input to the internal oscillator from the crystal. If the internal oscillator is not being used, a clock can be input to the device on X2/CLKIN. The internal machine cycle is half this clock rate.	
X1	O	Output from the internal oscillator for the crystal. If the internal oscillator is not used, X1 must be left unconnected. This signal does not go to the high-impedance state when $\overline{\text{OFF}}$ is active (low).	
CLKIN2	I	Divide-by-one input clock for driving the internal machine rate.	
TOUT	O	Timer output. TOUT signals a pulse when the on-chip timer counts down past zero. The pulse is a CLKOUT1 cycle wide.	
SUPPLY PINS			
VDD1 VDD2 VDD3 VDD4	I	Power supply for data bus	
VDD5 VDD6	I	Power supply for address bus	
VDD7 VDD8	I	Power supply for inputs and internal logic	
VDD9 VDD10	I	Power supply for address bus	
VDD11 VDD12	I	Power supply for memory control signals	
VDD13 VDD14	I	Power supply for inputs and internal logic	
VDD15 VDD16	I	Power supply for memory control signals	
VSS1 VSS2	I	Ground for memory control signals	
VSS3 VSS4 VSS5 VSS6	I	Ground for data bus	
VSS7 VSS8 VSS9 VSS10	I	Ground for address bus	
VSS11 VSS12	I	Ground for memory control signals	
VSS13 VSS14 VSS15 VSS16	I	Ground for inputs and internal logic	

† I = Input, O = Output, Z = High-Impedance

# SM320C50-EP DIGITAL SIGNAL PROCESSOR

SGUS040 – AUGUST 2002

## Terminal Functions (Continued)

TERMINAL NAME      TYPE†		DESCRIPTION
<b>SERIAL PORT SIGNALS</b>		
CLKR TCLKR	I	Receive clock. External clock signal for clocking data from DR (data receive) or TDR (TDM data receive) into the RSR (serial port receive shift register). Must be present during serial port transfers. If the serial port is not being used, these signals can be sampled as an input via the IN0 bit of the serial port control (SPC) or TDR serial port control (TSPC) registers.
CLKX TCLKX	I/O/Z	Transmit clock. Clock signal for clocking data from the DR or TDR to the DX (data transmit) or TDX (TDM data transmit pins). CLKX can be an input if the MCM bit in the serial port control register is set to 0. It can also be driven by the device at 1/4 the CLKOUT1 frequency when the MCM bit is set to 1. If the serial port is not being used, this pin can be sampled as an input via the IN1 bit of the SPC or TSPC register. This signal goes into the high-impedance state when $\overline{\text{OFF}}$ is active (low).
DR TDR	I	Serial data receive. Serial data is received in the RSR (serial port receive shift register) via DR or TDR.
DX TDX	O/Z	Serial port transmit. Serial data transmitted from XSR (serial port transmit shift register) via DX or TDX. This signal is in the high-impedance state when not transmitting and when $\overline{\text{OFF}}$ is active (low).
FSR TFSR/TADD	I I/O/Z	Frame synchronization pulse for receive. The falling edge of FSR or TFSR initiates the data receive process, which begins the clocking of the RSR. TFSR becomes an input/output (TADD) pin when the serial port is operating in the TDM mode (TDM bit = 1). In TDM mode, this pin is used to input/output the address of the port. This signal goes into the high-impedance state when $\overline{\text{OFF}}$ is active (low).
FSX TFSX/TFRM	I/O/Z	Frame synchronization pulse for transmit. The falling edge of FSX/TFSX initiates the data transmit process, which begins the clocking of the XSR. Following reset, the default operating condition of FSX/TFSX is an input. This pin may be selected by software to be an output when the TXM bit in the serial control register is set to 1. This signal goes to the high-impedance state when $\overline{\text{OFF}}$ is active (low). When operating in TDM mode (TDM bit = 1), TFSX becomes TFRM, the TDM frame-synchronization pulse.
<b>TEST SIGNALS</b>		
TCK	I	Boundary scan test clock. This is normally a free-running clock with a 50% duty cycle. The changes of TAP (test access port) input signals (TMS and TDI) are clocked into the TAP controller, instruction register, or selected test data register on the rising edge of TCK. Changes at the TAP output signal (TDO) occur on the falling edge of TCK.
TDI	I	Boundary scan test data input. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.
TDO	O/Z	Boundary scan test data output. The contents of the selected register (instruction or data) is shifted out of TDO on the falling edge of TCK. TDO is in the high-impedance state except when scanning of data is in progress. This signal also goes to the high-impedance state when $\overline{\text{OFF}}$ is active (low).
TMS	I	Boundary scan test mode select. This serial control input is clocked into the test access port (TAP) controller on the rising edge of TCK.
$\overline{\text{TRST}}$	I	Boundary scan test reset. Asserting this signal gives the JTAG scan system control of the operations of the device. If this signal is not connected or is driven low, the device operates in its functional mode and the boundary scan signals are ignored.
EMU0	I/O/Z	Emulator 0. When $\overline{\text{TRST}}$ is driven low, EMU0 must be high for activation of the $\overline{\text{OFF}}$ condition (see EMU1/ $\overline{\text{OFF}}$ ). When $\overline{\text{TRST}}$ is driven high, EMU0 is used as an interrupt to or from the emulator system and is defined as input/output put via boundary scan.
EMU1/ $\overline{\text{OFF}}$	I/O/Z	Emulator 1/ $\overline{\text{OFF}}$ . When $\overline{\text{TRST}}$ is driven high, EMU1/ $\overline{\text{OFF}}$ is used as an interrupt to or from the emulator system and is defined as input/output via boundary scan. When $\overline{\text{TRST}}$ is driven low, EMU1/ $\overline{\text{OFF}}$ is configured as $\overline{\text{OFF}}$ . When the $\overline{\text{OFF}}$ signal is active (low), all output drivers are in the high-impedance state. $\overline{\text{OFF}}$ is used exclusively for testing and emulation purposes (not for multiprocessing applications). For the $\overline{\text{OFF}}$ condition, the following conditions apply: <ul style="list-style-type: none"> <li>• <math>\overline{\text{TRST}}</math> = Low</li> <li>• EMU0 = High</li> <li>• EMU1/<math>\overline{\text{OFF}}</math> = Low</li> </ul>
RESERVED	N/C	Reserved. This pin must be left unconnected.

† I = Input, O = Output, Z = High-Impedance





**absolute maximum ratings over operating case temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{DD}$ (see Note 1)	– 0.3 V to 7 V
Input voltage range	– 0.3 V to 7 V
Output voltage range	– 0.3 V to 7 V
Operating case temperature range, $T_C$	– 55°C to 125°C
Storage temperature range, $T_{stg}$	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage	4.75	5	5.25	V
$V_{SS}$	Supply voltage		0		V
$V_{IH}$	High-level input voltage	CLKIN, CLKIN2		$V_{DD} + 0.3$	V
		CLKX, CLKR, TCLKX, TCLKR		$V_{DD} + 0.3$	V
		All others		$V_{DD} + 0.3$	V
$V_{IL}$	Low-level input voltage	–0.3		0.6	V
$I_{OH}$	High-level output current			–300 <sup>‡</sup>	μA
$I_{OL}$	Low-level output current			2	mA
$T_C$	Operating case temperature (see Note 2)	–55		125	°C

<sup>‡</sup> This  $I_{OH}$  can be exceeded when using a 1-kΩ pulldown resistor on the TDM serial port TADD output; however, this output still meets  $V_{OH}$  specifications under these conditions.

NOTE 2:  $T_C$  MAX at maximum rated operating conditions at any point on case.  $T_C$  MIN at initial (time zero) power up.

**electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS§	MIN	TYP¶	MAX	UNIT
V <sub>OH</sub>	High-level output voltage#	I <sub>OH</sub> = MAX	2.4	3		V
V <sub>OL</sub>	Low-level output voltage¶	I <sub>OL</sub> = MAX		0.3	0.6	V
I <sub>OZ</sub>	High-impedance output current (V <sub>DD</sub> = MAX)	$\overline{\text{BR}}$ (with internal pullup)	– 500		30	μA
		All others	– 30		30	
I <sub>I</sub>	Input current (V <sub>I</sub> = V <sub>SS</sub> to V <sub>DD</sub> )	$\overline{\text{TRST}}$ (with internal pulldown)	– 30		800	μA
		TMS, TCK, TDI (with internal pullups)	– 500		30	
		X2/CLKIN	– 50		50	μA
		All other inputs	– 30		30	
I <sub>DDC</sub>	Supply current, core CPU	Operating, T <sub>A</sub> = 25°C, V <sub>DD</sub> = 5.25 V, f <sub>X</sub> = 66 MHz		60	225	mA
I <sub>DDP</sub>	Supply current, pins	Operating, T <sub>A</sub> = 25°C, V <sub>DD</sub> = 5.25 V, f <sub>X</sub> = 66 MHz		40	225	mA
I <sub>DD</sub>	Supply current, standby	IDLE instruction, T <sub>C</sub> = 125°C, V <sub>DD</sub> = 5.25 V, f <sub>X</sub> = 66 MHz			30	mA
		IDLE2 instruction, Clocks shut off, V <sub>DD</sub> = 5.25 V, T <sub>C</sub> = 125°C			7	μA
C <sub>i</sub>	Input capacitance			15	40	pF
C <sub>O</sub>	Output capacitance			15	40	pF


<sup>§</sup> For conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

<sup>¶</sup> All typical or nominal values are at  $V_{DD} = 5\text{ V}$ ,  $T_A$  (ambient air temperature) =  $25^\circ\text{C}$ .

<sup>#</sup> All input and output voltage levels are TTL-compatible. Figure 1 shows the test load circuit; Figure 2 and Figure 3 show the voltage reference levels.

|| These values are not specified pending detailed characterization.

## PARAMETER MEASUREMENT INFORMATION



Where:  $I_{OL}$  = 2.0 mA (all outputs)  
 $I_{OH}$  = 300  $\mu$ A (all outputs)  
 $V_{LOAD}$  = 1.5 V  
 $C_T$  = 80 pF typical load circuit capacitance

Figure 1. Test Load Circuit

## signal transition levels

Transistor-to-transistor logic (TTL) output levels are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Figure 2 shows the TTL-level outputs.




Figure 2. TTL-Level Outputs

TTL-output transition times are specified as follows:

- For a *high-to-low transition*, the level at which the output is said to be no longer high is 2 V, and the level at which the output is said to be low is 1 V.
- For a *low-to-high transition*, the level at which the output is said to be no longer low is 1 V, and the level at which the output is said to be high is 2 V.

Figure 3 shows the TTL-level inputs.




Figure 3. TTL-Level Inputs

TTL-compatible input transition times are specified as follows:

- For a *high-to-low transition* on an input signal, the level at which the input is said to be no longer high is 2 V, and the level at which the input is said to be low is 0.8 V.
- For a *low to high transition* on an input signal, the level at which the input is said to be no longer low is 0.8 V, and the level at which the input is said to be high is 2 V.

## CLOCK CHARACTERISTICS AND TIMING

The C50 can use either its internal oscillator or an external frequency source for a clock. The clock mode is determined by the CLKMD1 and CLKMD2 pins. Table 3 outlines the selection of the clock mode by these pins.

**Table 3. Clock Mode Selection**

CLKMD1	CLKMD2	CLOCK SOURCE
1	0	External divide-by-one clock option
0	1	Reserved for test purposes
1	1	External divide-by-two option or internal divide-by-two clock option with an external crystal
0	0	External divide-by-two option with the internal oscillator disabled


### internal divide-by-two clock option with external crystal

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN. The frequency of CLKOUT1 is one-half the crystal oscillating frequency. The crystal should be in either fundamental or overtone operation and parallel resonant, with an effective series resistance of 30  $\Omega$  and a power dissipation of 1 mW; it should be specified at a load capacitance of 20 pF. Overtone crystals require an additional tuned LC circuit. Figure 4 shows an external crystal (fundamental frequency) connected to the on-chip oscillator.

### recommended operating conditions for internal divide-by-two clock option

	MIN	NOM	MAX	UNIT
$f_x$ Input clock frequency	0 <sup>†</sup>		66	MHz
C1, C2 Load capacitance		10		pF

<sup>†</sup> This device uses a fully static design and, therefore, can operate with  $t_c(C1)$  approaching  $\infty$ . The device is characterized at frequencies approaching 0 Hz but is tested at a minimum of 3.3 MHz to meet device test time requirements.



**Figure 4. Internal Clock Option**

### external divide-by-two clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected, CLKMD1 set high, and CLKMD2 set high. The external frequency is divided by two to generate the internal machine cycle. The external frequency injected must conform to specifications listed in the timing requirements table (see Figure 5 for more details).

### switching characteristics over recommended operating conditions [ $H = 0.5 t_{c(CO)}$ ]

PARAMETER	MIN	TYP	MAX	UNIT
$t_{c(CO)}$ Cycle time, CLKOUT1	30	$2t_{c(CI)}$	†	ns
$t_{d(CIH-COH/L)}$ Delay time, X2/CLKIN high to CLKOUT1 high/low	3	11	20	ns
$t_f(CO)$ Fall time, CLKOUT1		5		ns
$t_r(CO)$ Rise time, CLKOUT1		5		ns
$t_w(COL)$ Pulse duration, CLKOUT1 low	$H - 3$	$H$	$H + 2$	ns
$t_w(COH)$ Pulse duration, CLKOUT1 high	$H - 3$	$H$	$H + 2$	ns

† This device uses a fully static design and, therefore, can operate with  $t_{c(CI)}$  approaching  $\infty$ . The device is characterized at frequencies approaching 0 Hz, but is tested at a minimum of 6.7 MHz to meet device test time requirements.

### timing requirements

	MIN	MAX	UNIT
$t_{c(CI)}$ Cycle time, X2/CLKIN	15	†	ns
$t_f(CI)$ Fall time, X2/CLKIN		5*	ns
$t_r(CI)$ Rise time, X2/CLKIN		5*	ns
$t_w(CIL)$ Pulse duration, X2/CLKIN low	7	†	ns
$t_w(CIH)$ Pulse duration, X2/CLKIN high	7	†	ns

† This device uses a fully static design and, therefore, can operate with  $t_{c(CI)}$  approaching  $\infty$ . The device is characterized at frequencies approaching 0 Hz, but is tested at a minimum of 6.7 MHz to meet device test time requirements.

\* This parameter is not production tested.




Figure 5. External Divide-by-Two Clock Timing

## external divide-by-one clock option

An external frequency source can be used by injecting the frequency directly into CLKIN2 with X1 left unconnected and X2 connected to  $V_{DD}$ . This external frequency is divided by one to generate the internal machine cycle. The divide-by-one option is used when CLKMD1 is strapped high and CLKMD2 is strapped low. The external frequency injected must conform to specifications listed in the timing requirements table (see Figure 6 for more details).

## switching characteristics over recommended operating conditions [ $H = 0.5 t_{c(CO)}$ ]

PARAMETER	MIN	TYP	MAX	UNIT
$t_{c(CO)}$ Cycle time, CLKOUT1	30	$t_{c(CI)}$	75*	ns
$t_{d(C2H-COH)}$ Delay time, CLKIN2 high to CLKOUT1 high	2	9	16	ns
$t_f(CO)$ Fall time, CLKOUT1		5		ns
$t_r(CO)$ Rise time, CLKOUT1		5		ns
$t_w(COL)$ Pulse duration, CLKOUT1 low	$H - 3^*$	H	$H + 2^*$	ns
$t_w(COH)$ Pulse duration, CLKOUT1 high	$H - 3^*$	H	$H + 2^*$	ns
$t_d(TP)$ Delay time, transitory phase – PLL synchronized after CLKIN2 supplied			$1000 t_{c(C2)}^*$	ns

\* This parameter is not production tested.

## timing requirements over recommended ranges of supply voltage and operating case temperature

	MIN	MAX	UNIT
$t_{c(C2)}$ Cycle time, CLKIN2	30	$75^\dagger$	ns
$t_f(C2)$ Fall time, CLKIN2		$5^*$	ns
$t_r(C2)$ Rise time, CLKIN2		$5^*$	ns
$t_w(C2L)$ Pulse duration, CLKIN2 low	9	$t_{c(C2)} - 9$	ns
$t_w(C2H)$ Pulse duration, CLKIN2 high	9	$t_{c(C2)} - 9$	ns

\* This parameter is not production tested.

$^\dagger$  Clocks can be stopped only while the device executes IDLE2 when using the external divide-by-one clock option. Note that tp (the transitory phase) occurs when restarting clock from IDLE2 in this mode.




Figure 6. External Divide-by-One Clock Timing

# SM320C50-EP DIGITAL SIGNAL PROCESSOR

SGUS040 – AUGUST 2002

## MEMORY AND PARALLEL I/O INTERFACE READ

Memory and parallel I/O interface read timings are illustrated in Figure 7.

### switching characteristics over recommended operating conditions [ $H = 0.5t_{c(CO)}$ ]

PARAMETER		MIN	MAX	UNIT
$t_{su}(AV-RDL)$	Setup time, address valid before $\overline{RD}$ low	$H - 10\ddagger$		ns
$t_h(RDH-AV)$	Hold time, address valid after $\overline{RD}$ high	$0\ddagger$		ns
$t_w(RDL)$	Pulse duration, $\overline{RD}$ low	$H - 2\S^*$		ns
$t_w(RDH)$	Pulse duration, $\overline{RD}$ high	$H - 2\S^*$		ns
$t_d(RDH-WEL)$	Delay time, $\overline{RD}$ high to $\overline{WE}$ low	$2H - 5$		ns

$\ddagger$  A15–A0,  $\overline{PS}$ ,  $\overline{DS}$ ,  $\overline{IS}$ , R/W, and  $\overline{BR}$  timings are all included in timings referenced as address.

$\ddagger$  See Figure 8 for address-bus timing variation with load capacitance.

$\S$   $\overline{STRB}$  and  $\overline{RD}$  timing is  $-3/+5$  ns from CLKOUT1 timing on read cycles, following the first cycle after reset, which is always a seven wait-state cycle.

\* This parameter is not production tested.

### timing requirements [ $H = 0.5 t_{c(CO)}$ ]

		MIN	MAX	UNIT
$t_a(RDAV)$	Access time, read data valid from address valid		$2H - 15\ddagger$	ns
$t_a(RDL-RD)$	Access time, read data valid after $\overline{RD}$ low		$H - 10$	ns
$t_{su}(RD-RDH)$	Setup time, read data valid before $\overline{RD}$ high	10		ns
$t_h(RDH-RD)$	Hold time, read data valid after $\overline{RD}$ high	0		ns

$\ddagger$  See Figure 8 for address-bus timing variation with load capacitance.

## MEMORY AND PARALLEL I/O INTERFACE WRITE

Memory and parallel I/O interface read timings are illustrated in Figure 7.

### switching characteristics over recommended operating conditions [ $H = 0.5t_{c(CO)}$ ]

PARAMETER		MIN	MAX	UNIT
$t_{su}(AV-WEL)$	Setup time, address valid before $\overline{WE}$ low	$H - 5\ddagger$		ns
$t_h(WEH-AV)$	Hold time, address valid after $\overline{WE}$ high	$H - 10\ddagger$		ns
$t_w(WEL)$	Pulse duration, $\overline{WE}$ low	$2H - 4\P^*$	$2H + 2\P^*$	ns
$t_w(WEH)$	Pulse duration, $\overline{WE}$ high	$2H - 2\P$		ns
$t_d(WEH-RDL)$	Delay time, $\overline{WE}$ high to $\overline{RD}$ low	$3H - 10$		ns
$t_{su}(WDV-WEH)$	Setup time, write data valid before $\overline{WE}$ high	$2H - 20\P^*$	$2H\#\P^*$	ns
$t_h(WEH-WDV)$	Hold time, write data valid after $\overline{WE}$ high	$H - 5\P^*$	$H + 10\P^*$	ns
$t_{en}(WE-BUD)$	Enable time, $\overline{WE}$ to data bus driven	$-5^*$		ns

$\ddagger$  A15–A0,  $\overline{PS}$ ,  $\overline{DS}$ ,  $\overline{IS}$ , R/W, and  $\overline{BR}$  timings are all included in timings referenced as address.

$\ddagger$  See Figure 8 for address-bus timing variation with load capacitance.


$\P$   $\overline{STRB}$  and  $\overline{WE}$  edges are 0–4 ns from CLKOUT1 edges on writes. Rising and falling edges of these signals track each other; tolerance of resulting pulse durations is  $\pm 2$  ns, not  $\pm 4$  ns.

$\#$  This value holds true for zero or one wait state only.

\* This parameter is not production tested.



## MEMORY AND PARALLEL I/O INTERFACE WRITE



NOTE A: All timings are for 0 wait states. However, external writes always require two cycles to prevent external bus conflicts. The above diagram illustrates a one-cycle read and a two-cycle write and is not drawn to scale. All external writes immediately preceded by an external read or immediately followed by an external read require three machine cycles.

Figure 7. Memory and Parallel I/O Interface Read and Write Timing




Figure 8. Address Bus Timing Variation With Load Capacitance

## READY TIMING FOR EXTERNALLY GENERATED WAIT STATES

timing requirements [ $H = 0.5t_{c(CO)}$ ] (see Figure 9 and Figure 10)

	MIN	MAX	UNIT
$t_{su}(RY-COH)$ Setup time, READY before CLKOUT1 rises	10		ns
$t_h(CO-RYH)$ Hold time, READY after CLKOUT1 rises	0		ns
$t_{su}(RY-RDL)$ Setup time, READY before $\overline{RD}$ falls	10		ns
$t_h(RDL-RY)$ Hold time, READY after $\overline{RD}$ falls	0		ns
$t_v(WEL-RY)$ Valid time, READY after $\overline{WE}$ falls	$H - 15$		ns
$t_h(WEL-RY)$ Hold time, READY after $\overline{WE}$ falls	$H + 5$		ns




Figure 9. Ready Timing for Externally Generated Wait States During an External Read Cycle




Figure 10. Ready Timing for Externally Generated Wait States During an External Write Cycle



## RESET, INTERRUPT, AND $\overline{\text{BIO}}$

timing requirements [ $H = 0.5t_{c(CO)}$ ] (see Figure 11)

		MIN	MAX	UNIT
$t_{su(IN-COL)}$	Setup time, $\overline{\text{INT1}}-\overline{\text{INT4}}$ , $\overline{\text{NMI}}$ , before CLKOUT1 low †	15		ns
$t_h(COL-IN)$	Hold time, $\overline{\text{INT1}}-\overline{\text{INT4}}$ , $\overline{\text{NMI}}$ , after CLKOUT1 low †	0		ns
$t_w(INL)SYN$	Pulse duration, $\overline{\text{INT1}}-\overline{\text{INT4}}$ , $\overline{\text{NMI}}$ low, synchronous	$4H+15^\ddagger$		ns
$t_w(INH)SYN$	Pulse duration, $\overline{\text{INT1}}-\overline{\text{INT4}}$ , $\overline{\text{NMI}}$ high, synchronous	$2H+15^\ddagger$		ns
$t_w(INL)ASY$	Pulse duration, $\overline{\text{INT1}}-\overline{\text{INT4}}$ , $\overline{\text{NMI}}$ low, asynchronous	$6H+15^\ddagger$		ns
$t_w(INH)ASY$	Pulse duration, $\overline{\text{INT1}}-\overline{\text{INT4}}$ , $\overline{\text{NMI}}$ high, asynchronous	$4H+15^\ddagger$		ns
$t_{su(RS-X2L)}$	Setup time, $\overline{\text{RS}}$ before X2/CLKIN low	10		ns
$t_w(RSL)$	Pulse duration, $\overline{\text{RS}}$ low	12H		ns
$t_d(RSH)$	Delay time, $\overline{\text{RS}}$ high to reset vector fetch	34H		ns
$t_w(BIL)SYN$	Pulse duration, $\overline{\text{BIO}}$ low, synchronous	15		ns
$t_w(BIL)ASY$	Pulse duration, $\overline{\text{BIO}}$ low, asynchronous	$H+15^*$		ns
$t_{su(BI-COL)}$	Setup time, $\overline{\text{BIO}}$ before CLKOUT1 low	15		ns
$t_h(COL-BI)$	Hold time, $\overline{\text{BIO}}$ after CLKOUT1 low	0		ns

† These parameters must be met to use the synchronous timings. Both reset and the interrupts can operate asynchronously. The pulse durations require an extra half-cycle to assure internal synchronization.

‡ If in IDLE2, add 4H to these timings.

\*This parameter is not production tested.




Figure 11. Reset, Interrupt, and  $\overline{\text{BIO}}$  Timings

INSTRUCTION ACQUISITION ( $\overline{\text{IAQ}}$ ), INTERRUPT ACKNOWLEDGE ( $\overline{\text{IACK}}$ ),  
EXTERNAL FLAG (XF), AND TOUT


switching characteristics over recommended operating conditions [ $H = 0.5t_{c(\text{CO})}$ ] (see Figure 12)

PARAMETER	MIN	MAX	UNIT
$t_{\text{su}}(\text{AV-IQL})$ Setup time, address valid before $\overline{\text{IAQ}}$ low†	$H - 12^{\ddagger}$		ns
$t_{\text{h}}(\text{IQL-AV})$ Hold time, address valid after $\overline{\text{IAQ}}$ low	$H - 10^{\ddagger}$		ns
$t_{\text{w}}(\text{IQL})$ Pulse duration, $\overline{\text{IAQ}}$ low	$H - 10^{\ddagger}$		ns
$t_{\text{d}}(\text{CO-TU})$ Delay time, CLKOUT1 falling to TOUT	-6	6	ns
$t_{\text{su}}(\text{AV-IKL})$ Setup time, address valid before $\overline{\text{IACK}}$ low§	$H - 12^{\ddagger}$		ns
$t_{\text{h}}(\text{IKH-AV})$ Hold time, address valid after $\overline{\text{IACK}}$ high §	$H - 10^{\ddagger}$		ns
$t_{\text{w}}(\text{IKL})$ Pulse duration, $\overline{\text{IACK}}$ low	$H - 10^{\ddagger}$		ns
$t_{\text{w}}(\text{TU})$ Pulse duration, TOUT high	$2H - 12$		ns
$t_{\text{d}}(\text{CO-XFV})$ Delay time, XF valid after CLKOUT1	0	12	ns

†  $\overline{\text{IAQ}}$  goes low during an instruction acquisition. It goes low only on the first cycle of the read when wait states are used. The falling edge should be used to latch the valid address. The AVIS bit in the PMST register must be set to zero for the address to be valid when the instruction being addressed resides in on-chip memory.

‡ Valid only if the external address reflects the current instruction activity (that is, code is executing on chip with no external bus cycles and AVIS is on, or code is executing off-chip)

§  $\overline{\text{IACK}}$  goes low during the fetch of the first word of the interrupt vector. It goes low only on the first cycle of the read when wait states are used. Address pins A1 – A4 can be decoded at the falling edge to identify the interrupt being acknowledged. The AVIS bit in the PMST register must be set to zero for the address to be valid when the vectors reside in on-chip memory.



NOTE:  $\overline{\text{IAQ}}$  and  $\overline{\text{IACK}}$  are not affected by wait states.

Figure 12.  $\overline{\text{IAQ}}$ ,  $\overline{\text{IACK}}$ , and XF Timings Example With Two External Wait States

## EXTERNAL DMA TIMING

switching characteristics over recommended operating conditions [ $H = 0.5t_{c(CO)}$ ] (see Note 3 and Figure 13)

PARAMETER	MIN	MAX	UNIT
$t_d(\text{HOL-HAL})$ Delay time, $\overline{\text{HOLD}}$ low to $\overline{\text{HOLDA}}$ low	4H	†	ns
$t_d(\text{HOH-HAH})$ Delay time, $\overline{\text{HOLD}}$ high before $\overline{\text{HOLDA}}$ high	2H		ns
$t_{dis}(\text{AZ-HAL})$ Disable time, address in the high-impedance state before $\overline{\text{HOLDA}}$ low	$H - 15^\ddagger$		ns
$t_{en}(\text{HAH-Ad})$ Enable time, $\overline{\text{HOLDA}}$ high to address driven	$H - 5^*$		ns
$t_d(\text{XBL-IQL})$ Delay time, $\overline{\text{XBR}}$ low to $\overline{\text{IAQ}}$ low	4H*	6H*	ns
$t_d(\text{XBH-IQH})$ Delay time, $\overline{\text{XBR}}$ high to $\overline{\text{IAQ}}$ high	2H*	4H*	ns
$t_d(\text{XSL-RDV})$ Delay time, read data valid after $\overline{\text{XSTRB}}$ low		40	ns
$t_h(\text{XSH-RD})$ Hold time, read data after $\overline{\text{XSTRB}}$ high	0		ns
$t_{en}(\text{IQL-RDd})$ Enable time, $\overline{\text{IAQ}}$ low to read data driven	0*§	2H*	ns
$t_{dis}(\text{W})$ Disable time, $\overline{\text{XR}/\overline{\text{W}}}$ low to data in the high-impedance state	0*	15*	ns
$t_{dis}(\text{I-D})$ Disable time, $\overline{\text{IAQ}}$ high to data in the high-impedance state		H*	ns
$t_{en}(\text{D-XRH})$ Enable time, data from $\overline{\text{XR}/\overline{\text{W}}}$ going high		4*	ns

†  $\overline{\text{HOLD}}$  is not acknowledged until current external access request is complete.

‡ This parameter includes all memory control lines.

§ This parameter refers to the delay between the time the condition ( $\overline{\text{IAQ}} = 0$  and  $\overline{\text{XR}/\overline{\text{W}}} = 1$ ) is satisfied and the time that the 320C50x data lines become valid.

\* This parameter is not production tested.

NOTE 3: X preceding a name refers to the external drive of the signal.


## timing requirements (see Note 3 and Figure 13)

	MIN	MAX	UNIT
$t_d(\text{HAL-XBL})$ Delay time, $\overline{\text{HOLDA}}$ low to $\overline{\text{XBR}}$ low	0¶		ns
$t_d(\text{IQL-XSL})$ Delay time, $\overline{\text{IAQ}}$ low to $\overline{\text{XSTRB}}$ low	0¶		ns
$t_{su}(\text{AV-XSL})$ Setup time, Xaddress valid before $\overline{\text{XSTRB}}$ low	15		ns
$t_{su}(\text{DV-XSL})$ Setup time, Xdata valid before $\overline{\text{XSTRB}}$ low	15		ns
$t_h(\text{XSL-D})$ Hold time, Xdata hold after $\overline{\text{XSTRB}}$ low	15		ns
$t_h(\text{XSL-WA})$ Hold time, write Xaddress hold after $\overline{\text{XSTRB}}$ low	15		ns
$t_w(\text{XSL})$ Pulse duration, $\overline{\text{XSTRB}}$ low	45		ns
$t_w(\text{XSH})$ Pulse duration, $\overline{\text{XSTRB}}$ high	45		ns
$t_{su}(\text{RW-XSL})$ Setup time, $\overline{\text{R}/\overline{\text{W}}}$ valid before $\overline{\text{XSTRB}}$ low	20		ns
$t_h(\text{XSH-RA})$ Hold time, read Xaddress after $\overline{\text{XSTRB}}$ high	0		ns

¶  $\overline{\text{XBR}}$ ,  $\overline{\text{XR}/\overline{\text{W}}}$ , and  $\overline{\text{XSTRB}}$  lines should be pulled up with a 10-k $\Omega$  resistor to assure that they are in an inactive (high) state during the transition period between the 320C50x driving them and the external circuit driving them.

NOTE 3: X preceding a name refers to the external drive of the signal.

# EXTERNAL DMA TIMING



† A15–A0,  $\overline{\text{PS}}$ ,  $\overline{\text{DS}}$ ,  $\overline{\text{IS}}$ ,  $\overline{\text{R/W}}$ , and  $\overline{\text{BR}}$  timings are all included in timings referenced as address bus/control signals.

Figure 13. External DMA Timing


## SERIAL-PORT RECEIVE

timing requirements [ $H = 0.5t_{c(SCK)}$ ] (see Figure 14)

		MIN	MAX	UNIT
$t_{c(SCK)}$	Cycle time, serial-port clock	5.2H	†	ns
$t_f(SCK)$	Fall time, serial-port clock		8*	ns
$t_r(SCK)$	Rise time, serial-port clock		8*	ns
$t_w(SCK)$	Pulse duration, serial-port clock low/high	2.1H		ns
$t_{su}(FS-CK)$	Setup time, FSR before CLKR falling edge	10		ns
$t_h(CK-FS)$	Hold time, FSR after CLKR falling edge	10		ns
$t_{su}(DR-CK)$	Setup time, DR before CLKR falling edge	10		ns
$t_h(CK-DR)$	Hold time, DR after CLKR falling edge	10		ns

† The serial-port design is fully static and, therefore, can operate with  $t_{c(SCK)}$  approaching  $\infty$ . It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

\* This parameter is not production tested.



NOTE A: Depending on whether information is sent in an 8-bit or 16-bit packet.

Figure 14. Serial-Port Receive Timing

## SERIAL-PORT TRANSMIT, EXTERNAL CLOCKS AND EXTERNAL FRAMES

**switching characteristics over recommended operating conditions (see Note 4 and Figure 15)**

PARAMETER	MIN	MAX	UNIT
$t_d(\text{CXH-DXV})$ Delay time, DX valid after CLKX high		25	ns
$t_{dis}(\text{CXH-DX})$ Disable time, DX valid after CLKX high		40*	ns
$t_h(\text{CXH-DXV})$ Hold time, DX valid after CLKX high	-5		ns

\* This parameter is not production tested.

NOTE 4: Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX are always defined depending on the source of FSX, and CLKX timings are always dependent upon the source of CLKX. Specifically, the relationship of FSX to CLKX is independent of the source of CLKX.

**timing requirements [ $H = 0.5t_c(\text{CO})$ ] (see Note 4 and Figure 15)**


	MIN	MAX	UNIT
$t_c(\text{SCK})$ Cycle time, serial-port clock	5.2H	†	ns
$t_f(\text{SCK})$ Fall time, serial-port clock		8*	ns
$t_r(\text{SCK})$ Rise time, serial-port clock		8*	ns
$t_w(\text{SCK})$ Pulse duration, serial-port clock low/high	2.1H		ns
$t_d(\text{CXH-FXH})$ Delay time, FSX after CLKX high edge		2H–8	ns
$t_h(\text{CXL-FXL})$ Hold time, FSX after CLKX falling edge	10		ns
$t_h(\text{CXH-FXL})$ Hold time, FSX after CLKX high edge		2H–8†*	ns

† The serial-port design is fully static and therefore can operate with  $t_c(\text{SCK})$  approaching  $\infty$ . It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

‡ If the FSX pulse does not meet this specification, the first bit of serial data is driven on the DX pin until the falling edge of FSX. After the falling edge of FSX, data is shifted out on the DX pin. The transmit-buffer-empty interrupt is generated when the  $t_h(\text{FS})$  and  $t_h(\text{FS})_H$  specification is met.

NOTE 4: Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX are always defined depending on the source of FSX, and CLKX timings are always dependent upon the source of CLKX. Specifically, the relationship of FSX to CLKX is independent of the source of CLKX.

\* This parameter is not production tested.



NOTE A: Depending on whether information is sent in an 8-bit or 16-bit packet

**Figure 15. Serial-Port Transmit Timing of External Clocks and External Frames**


## SERIAL-PORT TRANSMIT, INTERNAL CLOCKS AND INTERNAL FRAMES

switching characteristics over recommended operating conditions [ $H = 0.5t_{c(CO)}$ ] (see Note 4 and Figure 16)

PARAMETER	MIN	TYP	MAX	UNIT
$t_d(CX-FX)$ Delay time, CLKX rising to FSX			25	ns
$t_d(CX-DX)$ Delay time, CLKX rising to DX			25	ns
$t_{dis}(CX-DX)$ Disable time, CLKX rising to DX			40*	ns
$t_c(SCK)$ Cycle time, serial-port clock		8H		ns
$t_f(SCK)$ Fall time, serial-port clock		5		ns
$t_r(SCK)$ Rise time, serial-port clock		5		ns
$t_w(SCK)$ Pulse duration, serial-port clock low/high	4H – 20			ns
$t_h(CXH-DXV)$ Hold time, DX valid after CLKX high	– 6			ns

\* This parameter is not production tested.

NOTE 4: Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX are always defined depending on the source of FSX, and CLKX timings are always dependent upon the source of CLKX. Specifically, the relationship of FSX to CLKX is independent of the source of CLKX.



NOTE A: Depending on whether information is sent in an 8-bit or 16-bit packet

Figure 16. Serial-Port Transmit Timing of Internal Clocks and Internal Frames

### SERIAL-PORT RECEIVE TIMING IN TDM MODE

timing requirements [ $H = 0.5t_{c(SCK)}$ ] (see Figure 17)

		MIN	MAX	UNIT
$t_{c(SCK)}$	Cycle time, serial-port clock	5.2H	†	ns
$t_f(SCK)$	Fall time, serial-port clock		8*	ns
$t_r(SCK)$	Rise time, serial-port clock		8*	ns
$t_w(SCK)$	Pulse duration, serial-port clock low/high	2.1H		ns
$t_{su}(TD-TCH)$	Setup time, TDAT/TADD before TCLK rising	30		ns
$t_h(TCH-TD)$	Hold time, TDAT/TADD after TCLK rising	–3		ns
$t_{su}(TA-TCH)$	Setup time, TDAT/TADD before TCLK rising‡	20		ns
$t_h(TCH-TA)$	Hold time, TDAT/TADD after TCLK rising‡	–3		ns
$t_{su}(TF-TCH)$	Setup time, TRFM before TCLK rising edge§	10		ns
$t_h(TCH-TF)$	Hold time, TRFM after TCLK rising edge§	10		ns

† The serial-port design is fully static and therefore can operate with  $t_{c(SCK)}$  approaching  $\infty$ . It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

‡ These parameters apply only to the first bits in the serial bit string.

§ TFRM timing and waveforms shown in Figure 17 are for external TFRM. TFRM also can be configured as internal. The TFRM internal case is illustrated in the transmit timing diagram in Figure 18.

\* This parameter is not production tested.




Figure 17. Serial-Port Receive Timing in TDM Mode



## SERIAL-PORT TRANSMIT TIMING IN TDM MODE

switching characteristics over recommended operating conditions [ $H = 0.5t_{c(CO)}$ ] (see Figure 18)

PARAMETER	MIN	MAX	UNIT
$t_h(TCH-TDV)$ Hold time, TDAT/TADD valid after TCLK rising	0		ns
$t_d(TCH-TFV)$ Delay time, TFRM valid after TCLK rising <sup>†</sup>	H	3H+10	ns
$t_d(TC-TDV)$ Delay time, TCLK to valid TDAT/TADD		20	ns

<sup>†</sup> TFRM timing and waveforms shown in Figure 18 are for internal TFRM. TFRM can also be configured as external, and the TFRM external case is illustrated in the receive timing diagram in Figure 17.

timing requirements [ $H = 0.5t_{c(CO)}$ ] (see Figure 18)

	MIN	TYP	MAX	UNIT
$t_c(SCK)$ Cycle time, serial-port clock	5.2H	8H <sup>‡</sup>	§	ns
$t_f(SCK)$ Fall time, serial-port clock			8*	ns
$t_r(SCK)$ Rise time, serial-port clock			8*	ns
$t_w(SCK)$ Pulse duration, serial-port clock low/high	2.1H			ns

<sup>‡</sup> When SCK is generated internally.

§ The serial-port design is fully static and therefore can operate with  $t_c(SCK)$  approaching  $\infty$ . It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

\* This parameter is not production tested.




Figure 18. Serial-Port Transmit Timing in TDM Mode

SM320C50-EP  
DIGITAL SIGNAL PROCESSOR


SGUS040 – AUGUST 2002

MECHANICAL DATA

PQ (S-PQFP-G\*\*\*)

100 LEAD SHOWN

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. Falls within JEDEC MO-069

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265