- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55 °C to 125 °C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree[†]
- High-Performance Floating-Point Digital Signal Processor (DSP) SM320C32-50EP (5 V)
 - 40-ns Instruction Cycle Time
 - 275 MOPS
 - 50 MFLOPS
 - 25 MIPS

SM320C32-60EP (5 V)

- 33-ns Instruction Cycle Time
- 330 MOPS
- 60 MFLOPS
- 30 MIPS
- 32-Bit High-Performance CPU
- 16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations
- 32-Bit Instruction Word, 24-Bit Addresses
- Two 256 × 32-Bit Single-Cycle, Dual-Access On-Chip RAM Blocks
- Flexible Boot-Program Loader
- On-Chip Memory-Mapped Peripherals:
 - One Serial Port
 - Two 32-Bit Timers
 - Two-Channel Direct Memory Access (DMA) Coprocessor With Configurable Priorities
- Enhanced External Memory Interface That Supports 8-/16-/32-Bit-Wide External RAM for Data Access and Program Execution From 16-/32-Bit-Wide External RAM

- SMJ320C30 and SMJ320C31 Object Code Compatible
- Fabricated Using Enhanced Performance Implanted CMOS (EPIC™) Technology by Texas Instruments
- 144-Pin Plastic Quad Flatpack (PCM Suffix) 5 V
- Eight Extended-Precision Registers
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
- Two Low-Power Modes
- Two- and Three-Operand Instructions
- Parallel Arithmetic Logic Unit (ALU) and Multiplier Execution in a Single Cycle
- Block-Repeat Capability
- Zero-Overhead Loops With Single-Cycle Branches
- Conditional Calls and Returns
- Interlocked Instructions for Multiprocessing Support
- One External Pin, PRGW, That Configures the External-Program-Memory Width to 16 or 32 Bits
- Two Sets of Memory Strobes (STRB0 and STRB1) and One I/O Strobe (IOSTRB)
 Allow Zero-Glue Logic Interface to Two Banks of Memory and One Bank of External Peripherals
- Separate Bus-Control Registers for Each Strobe-Control Wait-State Generation, External Memory Width, and Data Type Size
- STRB0 and STRB1 Memory Strobes Handle 8-, 16-, or 32-Bit External Data Accesses (Reads and Writes)
- Multiprocessor Support Through the HOLD and HOLDA Signals Is Valid for All Strobes



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

EPIC is a trademark of Texas Instruments Incorporated. All trademarks are the property of their respective owners



SM320C32-EP DIGITAL SIGNAL PROCESSOR

SGUS038 - AUGUST 2002

description

The SM320C32-EP is a member of the 320C3x generation of digital signal processors from Texas Instruments. The SM320C32-EP is an enhanced 32-bit floating-point processor manufactured in 0.7-µm triple-level-metal CMOS technology. The enhancements to the 320C3x architecture include a variable-width external-memory interface, faster instruction cycle time, power-down modes, two-channel DMA coprocessor with configurable priorities, flexible bootloader, relocatable interrupt-vector table, and edge- or level-triggered interrupts.

The internal busing and special digital signal processing instruction set of the SM320C32-EP have the speed and flexibility to execute up to 50 million floating-point operations per second (MFLOPS). The SM320C32-EP optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.


For additional information when designing for cold temperature operation, please see Texas Instruments application report 320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature, literature number SGUA001.

part order information

DEVICE	TECHNOLOGY	POWER SUPPLY	OPERATING FREQUENCY	PACKAGE TYPE	PROCESSING LEVEL
SM320C32PCMM50EP	0.65-μm CMOS	5 V ± 5%	50 MHz	Plastic 144-lead quad flatpack	EP
SM320C32PCMM60EP	0.65-μm CMOS	5 V ± 5%	60 MHz	Plastic 144-lead quad flatpack	EP



PCM PACKAGE† (TOP VIEW)



† NC=No internal connection

SM320C32-EP DIGITAL SIGNAL PROCESSOR

SGUS038 - AUGUST 2002

Pin Assignments

	PIN		PIN		PIN	1	PIN		PIN
NO.	NAME								
1	DR0	30	A17	59	DV _{DD}	88	IV _{SS}	117	RDY
2	DV_DD	31	A16	60	D31	89	D11	118	IV _{SS}
3	FSR0	32	A15	61	D30	90	DV_DD	119	IOSTRB
4	CLKR0	33	A14	62	D29	91	D10	120	STRB0_B3/A ₋₁
5	CLKX0	34	A13	63	D28	92	CV _{SS}	121	STRB0_B2/A ₋₂
6	FSX0	35	CV _{SS}	64	D27	93	DV _{SS}	122	STRB0_B1
7	DX0	36	DV _{SS}	65	D26	94	V_{SSL}	123	STRB0_B0
8	IV _{SS}	37	NC	66	IV _{SS}	95	V_{SSL}	124	V_{DDL}
9	SHZ	38	A12	67	D25	96	D9	125	V_{DDL}
10	TCLK0	39	DV _{DD}	68	DV _{DD}	97	D8	126	STRB1_B3/A ₋₁
11	TCLK1	40	A11	69	D24	98	D7	127	V _{SSL}
12	DV _{DD}	41	A10	70	D23	99	D6	128	STRB1_B2/A ₋₂
13	EMU3	42	A9	71	D22	100	D5	129	DV_DD
14	EMU0	43	A8	72	NC	101	D4	130	STRB1_B1
15	V_{DDL}	44	A7	73	CV _{SS}	102	DV_DD	131	STRB1_B0
16	V_{DDL}	45	A6	74	DV _{SS}	103	D3	132	R/W
17	EMU1	46	DV_DD	75	D21	104	D2	133	PRGW
18	EMU2	47	A5	76	D20	105	D1	134	RESET
19	V_{SSL}	48	A4	77	D19	106	D0	135	CV _{SS}
20	MCBL/MP	49	A3	78	D18	107	H1	136	DV_SS
21	CV_{SS}	50	V_{DDL}	79	DV_DD	108	H3	137	XF0
22	DV_SS	51	V_{DDL}	80	D17	109	NC	138	XF1
23	A23	52	A2	81	D16	110	V_{SUBS}	139	IACK
24	A22	53	CV _{SS}	82	D15	111	CV _{SS}	140	ĪNT0
25	A21	54	DV_SS	83	D14	112	DV_SS	141	ĪNT1
26	A20	55	A1	84	D13	113	CLKIN	142	ĪNT2
27	A19	56	V_{SSL}	85	V_{DDL}	114	HOLDA	143	ĪNT3
28	A18	57	V_{SSL}	86	V_{DDL}	115	HOLD	144	NC
29	DV_DD	58	A0	87	D12	116	DV_DD		

pin functions

This section provides signal descriptions for the SM320C32-EP device. The following table lists each signal (grouped by function), the number of pins, operating modes, and a brief signal description.

Pin Functions

PIN NAME	NO.	TYPE†	DESCRIPTION			
			EXTERNAL BUS INTERFACE (70 PINS)			
D31- D0	32	I/O/Z	32-bit data port of the external bus interface	S	Н	R
A23- A0	24	O/Z	24-bit address port of the external bus interface	S	Н	R
R/W	1	O/Z	Read/write for external memory interface. R/\overline{W} is high when a read is performed and low when a write is performed over the parallel interface.	S F		R
IOSTRB	1	O/Z	External peripheral I/O strobe for the external memory interface	S	Н	
STRB0_B3/A ₋₁	1	O/Z	External memory-access strobe 0, byte enable 3 for 32-bit external memory interface and address pin for 8-bit and 16-bit external memory interface	S	Н	
STRB0_B2/A ₋₂	1	O/Z	External memory-access strobe 0, byte enable 2 for 32-bit external memory interface and address pin for 8-bit external memory interface	S	Н	
STRB0_B1	1	O/Z	External memory-access strobe 0, byte enable 1 for the external memory interface	S	Н	
STRB0_B0	1	O/Z	External memory-access strobe 0, byte enable 0 for the external memory interface	S	Н	
STRB1_B3/A ₋₁	1	O/Z	External memory-access strobe 1, byte enable 3 for 32-bit external memory interface and address pin for 8-bit and 16-bit external memory interface	S	Н	
STRB1_B2/A ₋₂	1	O/Z	External memory-access strobe 1, byte enable 2 for 32-bit external memory interface and address pin for 8-bit external memory interface	S	Н	
STRB1_B1	1	O/Z	External memory-access strobe 1, byte enable 1 for the external memory interface	S	Н	
STRB1_B0	1	O/Z	External memory-access strobe 1, byte enable 0 for the external memory interface	S	Н	
RDY	1	I	Ready. RDY indicates that the external device is prepared for an external memory interface transaction to complete.			
HOLD	1	I	Hold signal for external memory interface. When HOLD is a logic low, any ongoing transaction is completed. A23- A0, D31- D0, IOSTRB, STRB0_Bx, STRB1_Bx, and R/W are placed in the high-impedance state, and all transactions over the external memory interface are held until HOLD becomes a logic high or the NOHOLD bit of the STRB0 bus-control register is set.			
HOLDA	1	O/Z	Hold acknowledge for external memory interface. HOLDA is generated in response to a logic low on HOLD. HOLDA indicates that A23- A0, D31- D0, IOSTRB, STRB0_Bx, STRB1_Bx, and R/W are in the high-impedance state and that all transactions over the memory are held. HOLDA is high in response to a logic high of HOLD or when the NOHOLD bit of the external bus-control register is set.	Ø		
PRGW	1	ı	Program memory width select. When PRGW is a logic low, program is fetched as a single 32-bit word. When PRGW is a logic high, two 16-bit program fetches are performed to fetch a single 32-bit instruction word. The status of PRGW at device reset affects the reset value of the STRB0 and STRB1 bus-control register.			

[†] I = input, O = output, Z = high-impedance state

 $[\]S$ Recommended decoupling capacitor is 0.1 $\mu\text{F}.$



 $^{^{\}ddagger}$ S = \overline{SHZ} active, H = \overline{HOLD} active, R = \overline{RESET} active

Pin Functions (Continued)

PIN		TYPE†	DESCRIPTION	CONDITIONS WHEN
NAME	NO.	1	DEGOMI FION	SIGNAL IS IN HIGH Z‡
		<u> </u>	CONTROL SIGNALS (9 PINS)	
RESET	1	I	Reset. When RESET is a logic low, the device is in the reset condition. When RESET becomes a logic high, execution begins from the location specified by the reset vector.	
INT3- INTO	4	I	External interrupts	
			CONTROL SIGNALS (9 PINS) (CONTINUED)	
IACK	1	O/Z	Interrupt acknowledge. IACK is set to a logic high by the IACK instruction. This signal can be used to indicate the beginning or end of an interrupt-service routine.	S
MCBL/MP	1	I	Microcomputer bootloader/microprocessor mode	
XF1- XF0	2	I/O/Z	External flags. XF1 and XF0 are used as general-purpose I/Os or used to support interlocked-processor instructions.	S R
			SERIAL PORT SIGNALS (6 PINS)	
CLKX0	1	I/O/Z	Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0 transmitter.	S R
DX0	1	I/O/Z	Data transmit output. Serial port 0 transmits serial data on DX0.	S R
FSX0	1	I/O/Z	Frame-synchronization pulse for transmit. The FSX0 pulse initiates the transmit-data process over DX0.	S R
CLKR0	1	I/O/Z	Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver.	S R
DR0	1	I/O/Z	Data receive. Serial port 0 receives serial data on DR0.	S R
FSR0	1	I/O/Z	Frame-synchronization pulse for receive. The FSR0 pulse initiates the receive-data process over DR0.	S R
			TIMER SIGNALS (2 PINS)	
TCLK0	1	I/O/Z	Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0.	S R
TCLK1	1	I/O/Z	Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1.	S R
			CLOCK SIGNALS (3 PINS)	
CLKIN	1	I	Input to the internal oscillator from an external clock source	
H1	1	O/Z	External H1 clock. H1 has a period equal to twice CLKIN.	S
H3	1	O/Z	External H3 clock. H3 has a period equal to twice CLKIN.	S
		_	RESERVED (5 PINS)	
EMU0- EMU2	3	1	Reserved for emulation. Use 18 k Ω - 22 k Ω pullup resistors to 5 V.	
EMU3	1	O/Z	Reserved for emulation	S
Shutdown high impedance 3-state I/O pins in the high to ensure that no dual driv C32 memory and register		I	Shutdown high impedance. When active, SHZ shuts down the C32 and places all 3-state I/O pins in the high-impedance state. SHZ is used for board-level testing to ensure that no dual drive conditions occur. CAUTION : A low on SHZ corrupts C32 memory and register contents. Reset the device with SHZ high to restore it to a known operating condition.	



[†] I = input, O = output, Z = high-impedance state ‡ S = \overline{SHZ} active, H = \overline{HOLD} active, R = \overline{RESET} active

 $[\]S$ Recommended decoupling capacitor is 0.1 $\mu\text{F}.$


Pin Functions (Continued)

PIN NAME			TYPE† DESCRIPTION	
		1	POWER/GROUND	
CV _{SS}	7	1	Ground	
DV _{SS}	7	I	Ground	
IV _{SS}	4	I	Ground	
DV_DD	12	1	5 V _{dc} supply§	
V_{DDL}	8	1	5 V _{dc} supply§	
V _{SSL}	6	1	Ground	
V _{SUBS}	1	I	Substrate, tie to ground	

[†] I = input, O = output, Z = high-impedance state ‡ S = \overline{SHZ} active, H = \overline{HOLD} active, R = \overline{RESET} active

 $[\]S$ Recommended decoupling capacitor is 0.1 $\mu\text{F}.$

functional block diagram



operation

Operation of the SM320C32-EP is identical to the 320C30 and 320C31 digital signal processors, with the exception of an enhanced external memory interface and the addition of two CPU power-management modes.

external memory interface

The SM320C32-EP has a configurable external memory interface with a 24-bit address bus, a 32-bit data bus, and three independent multi-function strobes. The flexibility of this unique interface enables product designers to minimize external memory-chip count.



external memory interface (continued)

Up to three mutually exclusive memory areas—one program area and two data areas—can be implemented. Each memory area configuration is independent of the physical memory width and independent of the other memory areas configurations. See Figure 1.




Figure 1. C32 External Memory Interface

The SM320C32-EP external memory configuration is controlled by a combination of hardware configuration and memory-mapped control registers and can be reconfigured dynamically. The signals that control external memory configuration are the PRGW, STRBO, STRBO, STRBO, TRBO, STRBO, STR

- The SM320C32-EP is a 32-bit microprocessor, that is, the CPU operates on 32-bit program words. The
 external memory interface provides the capability of fetching instructions as either 32-bit words or two 16-bit
 half words from consecutive addresses. Program memory width is 16 bits if the PRGW signal is high,
 32 bits if the PRGW signal is low.
- STRB0 and STRB1 are sets of control signals, four signals each, that are mapped to specific ranges of
 external memory addresses. When an address within one of these ranges is accessed by a read or write
 instruction (CPU or DMA), the corresponding set of control signals is activated. Figure 8 illustrates the
 SM320C32-EP memory map, showing the address ranges for which the strobe signals become active.

The behavior of the STRB0 and STRB1 control signals is determined by the contents of the STRB0 and STRB1 control registers.

The STRBO and STRB1 control registers each have a field that specifies the physical memory width (8, 16, or 32 bits) of the external memory address ranges they control. Another field specifies the data width (8, 16, or 32 bits) of the data contained in those addresses. The values in these fields are not required to match. For example, a 32-bit-wide physical memory space can be configured to segment each 32-bit word into four consecutive 8-bit locations, each having its own address.

Each control signal set has two pins (STRBx_B2/A₋₂ and STRBx_B3/A₋₁) that can act as either byte-enable (chip-select) pins or address pins, and two dedicated byte-enable (chip-select) pins (STRBx_B0 and STRBx_B1). The pin functions are determined by the physical memory width specified in the corresponding control register:

external memory interface (continued)

• For 8-bit-wide physical memory, the STRBx_B2/A_2 and STRBx_B3/A_1 pins function as address pins (least significant address bits) and the STRBx_B0 pin functions as a byte-enable (chip-select) pin. STRBx_B1 is unused. See Figure 2.




Figure 2. C32 With 8-Bit-Wide External Memory

• For 16-bit-wide physical memory, the STRBx_B3/A-1 pin functions as an address pin (least significant address bits). The STRBx_B0 and STRBx_B1 pins function as byte-enable (chip-select) pins. STRBx_B2/A-2 is unused. See Figure 3.




Figure 3. C32 With 16-Bit-Wide External Memory



external memory interface (continued)

• For 32-bit-wide physical memory, all <u>STRB0</u> and <u>STRB1</u> pins function as byte-enable (chip-select) pins. See Figure 4.




Figure 4. C32 With 32-Bit-Wide External Memory

For more detailed information and examples, see *TMS320C32 Addendum to the TMS320C3x User's Guide* (literature number SPRU132B) and *Interfacing Memory to the SMQ320C32 DSP Application Report* (literature number SPRA040).

• The <u>IOSTRB</u> control signal, like <u>STRB0</u> and <u>STRB1</u>, is also mapped to a specific range of addresses but it is a single signal that can access only 32-bit data from 32-bit-wide memory. Its range of addresses appears in Figure 8, the SM320C32-EP memory map. The <u>IOSTRB</u> bus timing is different from the <u>STRB0</u> and <u>STRB1</u> bus timings to accommodate slower I/O peripherals.

examples

Figure 5 and Figure 6 show examples of external memory configurations that can be implemented using the SM320C32-EP external memory interface. The first example has a 32-bit-wide external memory with 8- and 16-bit data areas and a 32-bit program area.

examples (continued) 32-Bit-Wide Memory 32-Bit Data 8-Bit Data 8-Bit Data 32-Bit Program 16-Bit Data 16-Bit Data 32-Bit-Wide Data Bus

Figure 5. C32 With 32-Bit-Wide External Memory Configured With 8- and 16-Bit Data Areas and 32-Bit Program Memory

Figure 6 shows a configuration that can be implemented with a 16-bit external memory. Note that 32-bit data and program words can be stored and retrieved as half words.




Figure 6. C32 With 16-Bit-Wide External Memory Configured With 8- and 16-Bit Data Areas and a 32-Bit Program Area

examples (continued)

Figure 7 shows one possible configuration that can be implemented with 8-bit external memory. Program words, which are 32-bit, cannot be executed from 8-bit-wide memory.





Figure 7. C32 With 8-Bit-Wide External Memory Configured With 8- and 16-Bit Data Areas

memory map

Figure 8 depicts the memory map for the SM320C32-EP. See the *TMS320C32 Addendum to the TMS320C3x User's Guide* (literature number SPRU132B) for a detailed description of this memory mapping.



Microprocessor Mode

Microcomputer/Boot-LoaderMode

Figure 8. SM320C32-EP Memory Map



SGUS038 - AUG<u>UST 2002</u>

power management

The SM320C32-EP CPU has two power-management modes, IDLE2 and LOPOWER (low power). In IDLE2 mode, no instructions are executed and the CPU, peripherals, and memory retain their previous state while the external bus output pins are idle. During IDLE2 mode, the H1 clock signal is held high while the H3 clock signal is held low until one of the four external interrupts is asserted. In the LOPOWER mode, the CPU continues to execute instructions and the DMA continues to perform transfers, but at a reduced clock rate of the CLKIN frequency divided by 16 (that is, SM320C32-EP with a 32-MHz CLKIN frequency performs the same as a 2-MHz SM320C32-EP with an instruction cycle time of 1000 ns or 1 MHz.

bootloader

The SM320C32-EP flexible bootloader loads programs from the serial port, EPROM, or other standard non-volatile memory device. The boot-loader functionality of the SM320C32-EP is equivalent to that of the 320C31, and has added modes to handle the data-type sizes and memory widths supported by the external memory interface. The memory-bootload supports data transfers with and without handshaking. The handshake mode allows synchronous transfer of programs by using two pins as data-acknowledge and data-ready signals.

peripherals

The SM320C32-EP peripherals are comprised of one serial port, two timers, and two DMA channels. The serial port and timers are functionally identical to those in the 320C31 peripherals. The SM320C32-EP two-channel DMA coprocessor has user-configurable priorities: CPU, DMA, or rotating between CPU and DMA.



peripherals (continued)

Figure 9 shows the SM320C32-EP peripheral-bus control-register mapping.

808000h	DMA 0 Global Control
0000041	DMA 0 Source Address
808004h	DMA U Source Address
808006h	DMA 0 Destination Address
808008h	DMA 0 Transfer Counter
808009h	
808010h	DMA 1 Global Control
808014h	DMA 1 Source Address
808016h	DMA 1 Destination Address
808018h	DMA 1 Transfer Counter
808020h	Timer 0 Global Control
808024h	Timer 0 Counter
808028h	Timer 0 Period
808030h	Timer 1 Global Control
808034h	Timer 1 Counter
808038h	Timer 1 Period Register
808038h 808040h	Timer 1 Period Register Serial Port Global Control
808040h	Serial Port Global Control
808040h 808042h	Serial Port Global Control FSX/DX/CLKX Port Control
808040h 808042h 808043h	Serial Port Global Control FSX/DX/CLKX Port Control FSR/DR/CLKR Port Control
808040h 808042h 808043h 808044h	Serial Port Global Control FSX/DX/CLKX Port Control FSR/DR/CLKR Port Control R/X Timer Control
808040h 808042h 808043h 808044h 808045h 808046h	Serial Port Global Control FSX/DX/CLKX Port Control FSR/DR/CLKR Port Control R/X Timer Control R/X Timer Counter R/X Timer Period
808040h 808042h 808043h 808044h 808045h	Serial Port Global Control FSX/DX/CLKX Port Control FSR/DR/CLKR Port Control R/X Timer Control R/X Timer Counter
808040h 808042h 808043h 808044h 808045h 808046h	Serial Port Global Control FSX/DX/CLKX Port Control FSR/DR/CLKR Port Control R/X Timer Control R/X Timer Counter R/X Timer Period
808040h 808042h 808043h 808044h 808045h 808046h	Serial Port Global Control FSX/DX/CLKX Port Control FSR/DR/CLKR Port Control R/X Timer Control R/X Timer Counter R/X Timer Period Data Transmit Data Receive
808040h 808042h 808043h 808044h 808045h 808046h 808048h	Serial Port Global Control FSX/DX/CLKX Port Control FSR/DR/CLKR Port Control R/X Timer Control R/X Timer Counter R/X Timer Period Data Transmit
808040h 808042h 808043h 808044h 808045h 808046h 808048h 80804Ch 808050h	Serial Port Global Control FSX/DX/CLKX Port Control FSR/DR/CLKR Port Control R/X Timer Control R/X Timer Counter R/X Timer Period Data Transmit Data Receive
808040h 808042h 808043h 808044h 808045h 808046h 808048h 80804Ch 808050h 80805Fh	Serial Port Global Control FSX/DX/CLKX Port Control FSR/DR/CLKR Port Control R/X Timer Control R/X Timer Counter R/X Timer Period Data Transmit Data Receive Reserved
808040h 808042h 808043h 808044h 808045h 808046h 80804Ch 808050h 80805Fh 808060h	Serial Port Global Control FSX/DX/CLKX Port Control FSR/DR/CLKR Port Control R/X Timer Control R/X Timer Counter R/X Timer Period Data Transmit Data Receive Reserved IOSTRB-BusControl
808040h 808042h 808043h 808044h 808045h 808046h 808048h 80804Ch 808050h 80805Fh 808060h	Serial Port Global Control FSX/DX/CLKX Port Control FSR/DR/CLKR Port Control R/X Timer Control R/X Timer Counter R/X Timer Period Data Transmit Data Receive Reserved IOSTRB-BusControl

Figure 9. Peripheral-Bus Memory-Mapped Registers



interrupts

To reduce external logic and simplify the interface, the external interrupts can be either edge- or level-triggered. Unlike the fixed interrupt-trap vector-table location of the 320C30 and 320C31 devices, the SM320C32-EP has a user-relocatable interrupt-trap vector table. The interrupt-trap vector table must start on a 256-word boundary. The interrupt and trap vector locations memory mapping is illustrated in Figure 10. The reset vector is fixed to address 0h as shown in Figure 8.

Reserved
INTO
INT1
INT2
INT3
XINT0
RINT0
Reserved
Reserved
TINT0
TINT1
DINT0
DINT1
D
Reserved
TRAP0
:
:
TRAP27
TRAP28
TRAP29
TRAP30
TRAP31

Figure 10. Reset, Interrupt, and Trap Vector/Branches Memory-Map Locations



absolute maximum ratings over specified temperature ranges (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.3 V to 7 V
Input voltage range	0.3 V to 7 V
Output voltage range, V _O	0.3 V to 7 V
Continuous power dissipation (see Note 2)	1.95 W
Operating case temperature, T _C	55°C to 125°C
Storage temperature, T _{stg}	55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to V_{SS}.

2. This value calculated for the C32-40. Actual operating power is less. This value was obtained under specially produced worst-case test conditions which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to the external bus at the maximum rate possible. See normal (IDD) current specification in the electrical characteristics table and see the Calculation of TMS320C30 Power Dissipation Application Report (literature number SPRA020).

recommended operating conditions (see Note 3)

			MIN	NOM [‡]	MAX	UNIT
V_{DD}	Supply voltage (DV _{DD} , V _{DDL})		4.75	5	5.25	V
V_{SS}	Supply voltage (CV _{SS} , V _{SSL} , IV _{SS} , DV _{SS} , V _{SUBS})			0		V
.,	High-level input voltage CLKIN All other inputs	CLKIN	2.6		$V_{DD} + 0.3*$	V
V_{IH}		All other inputs	2		$V_{DD} + 0.3*$	V
V_{IL}	Low-level input voltage		-0.3*		8.0	V
I _{OH}	High-level output current				-300	μΑ
I _{OL}	Low-level output current				2	mA
T_C	Operating case temperature (see Note 4)		-55	•	125	°C

^{*} This parameter is not production tested.

NOTE 3: All input and output voltage levels are TTL compatible.

NOTE 4: T_C MAX at maximum rated operating conditions at any point on case. T_C MIN at initial (time zero) power-up.

electrical characteristics over recommended ranges of supply voltage (unless otherwise noted) ‡

	PARAMETER		TEST	CONDITIONS	MIN	NOM	MAX	UNIT
V_{OH}	High-level output voltage		$V_{DD} = MIN,$	I _{OH} = MAX	2.4	3		V
V_{OL}	Low-level output voltage		$V_{DD} = MIN,$	I _{OL} = MAX		0.3	8.0	V
loz	High-impedance state output cur	rent	$V_{DD} = MAX$		- 20		20	μΑ
II	Input current		$V_I = V_{SS}$ to V_E	DD .	- 10		10	μΑ
		$f_X = 50 \text{ MHz}^{\ddagger}$	T _A = 25 °C,	$V_{DD} = MAX,$		200	425	
I _{DD}	Supply current (see Note 5)	$f_x = 60 \text{ MHz}^{\ddagger}$	$f_X = MAX^{\ddagger}$			225	475	mA
		Standby	IDLE2,	CLKIN shut off		50		μΑ
		CLKIN					25	
C _I	Input capacitance	All other inputs					15*	pF
Co	Output capacitance	•					20*	pF

This parameter is not production tested.

NOTE 5: Actual operating current is less than this maximum value (see Note 2).




[‡] All nominal values are at V_{DD} = 5 V, T_A (ambient-air temperature)= 25°C.

[‡] All nominal values are at $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] f_x is the input clock frequency.

PARAMETER MEASUREMENT INFORMATION



Where: $I_{OL} = 2 \text{ mA (all outputs)}$

 $I_{OH} = 300 \,\mu\text{A} \text{ (all outputs)}$

 V_{Load} = Selected to emulate 50-Ω termination (typical value = 1.54 V)

C_T = 80-pF typical load-circuit capacitance

Figure 11. Test Load Circuit

signal-transition levels

TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Output transition times are specified in the following paragraph.

For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be no longer high is 2 V and the level at which the output is said to be low is 1 V. For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at which the output is said to be high is 2 V (see Figure 12).




Figure 12. TTL-Level Outputs

Transition times for TTL-compatible inputs are specified as follows. For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2 V and the level at which the input is said to be low is 0.8 V. For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.8 V and the level at which the input is said to be high is 2 V (see Figure 13).




Figure 13. TTL-Level Inputs

PARAMETER MEASUREMENT INFORMATION (CONTINUED)

timing parameter symbology

Timing parameter symbols used in this document are in accordance with JEDEC Standard 100-A. Unless otherwise noted, in order to shorten the symbols, pin names and other related terminology have been abbreviated as follows:

A23- A0 when the physical-memory-width-bit field of the STRBx control register is set to 32 bits A23- A0 and STRBx_B3/A₋₁ when the physical-memory-width-bit field of the STRBx control register is set to 16 bits

A23- A0, STRBx_B3/A₋₁, and STRBx_B2/A₋₂ when the physical-memory-width-bit field of the STRBx control register is set to 8 bits

CI CLKIN

RDY RDY

Α

D D(31-0)

H H1, H3

IOS IOSTRB

P $t_{c(H)}$

 $Q t_{c(CI)}$

RW R/W

STRBx_B(3-0) when the physical-memory-width-bit field of the STRBx control register is set to 32 bits STRBx_B(1-0) when the physical-memory-width-bit field of the STRBx control register is set to 16 bits STRBx_B0 when the physical-memory-width-bit field of the STRBx control register is set to 8 bits

XF XF0 or XF1



timings for CLKIN [Q = $t_{c(CI)}$] (see Figure 14)

NO				320C3	32-50	320C3	UNIT	
NO.			CONDITIONS	MIN	MAX	MIN	MAX	UNII
1	t _{f(CI)} †	Fall time, CLKIN			5*		4*	ns
2	$t_{w(CIL)}^{\dagger}$	Pulse duration, CLKIN low	Q = min	7		6		ns
3	t _{w(CIH)}	Pulse duration, CLKIN high	Q = min	8†		6†		ns
4	t _{r(CI)} †	Rise time, CLKIN			5*		4*	ns
5	t _{c(CI)} †	Cycle time, CLKIN		20	303	16.67	303	ns

[†] Minimum CLKIN high-pulse duration at 3.3 MHz is 10 ns.

^{*} This parameter is not production tested.




Figure 14. CLKIN Timing

switching characteristics for H1 and H3 over recommended operating conditions (unless otherwise noted) (see Figure 15)

		DADAMETED	TEST	320C3	32-50	320C3		
NO.		PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	UNIT
6	$t_{f(H)}$	Fall time, H1/H3			3		3	ns
7	t _{w(HL)}	Pulse duration, H1/H3 low		Q-5		Q- 4		ns
8	t _{w(HH)}	Pulse duration, H1/H3 high		Q-6		Q- 5		ns
9	t _{r(H)}	Rise time, H1/H3			3		3	ns
9.1	t _{d(HL-HH)}	Delay time, H1/H3 low to H1/H3 high		0*	4	0*	4	ns
10	t _{c(H)}	Cycle time, H1/H3		40	606	33.33	606	ns

^{*} This parameter is not production tested.

switching characteristics for H1 and H3 (see Figure 15) (continued)




Figure 15. H1/H3 Timing

memory-read-cycle and memory-write-cycle timing (STRBx) (see Figure 16 and Figure 17)

			320C3	32-50	320C3	32-60	
NO.			MIN	MAX	MIN	MAX	UNIT
11	t _{d(H1L-SL)}	Delay time, H1 low to STRBx low	0*	9	0*	7	ns
12	t _{d(H1L-SH)}	Delay time, H1 low to STRBx high	0*	9	0*	7	ns
13	t _{d(H1H-RWL)}	Delay time, H1 high to R/\overline{W} low (read)	0*	9	0*	8	ns
14	t _{d(H1L-A)}	Delay time, H1 low to A valid	0*	9	0*	7	ns
15	t _{su(D)R}	Setup time, D valid before H1 low (read)	10		10		ns
16	t _{h(D)R}	Hold time, D after H1 low (read)	0		0		ns
17	t _{su(RDY)}	Setup time, RDY before H1 low	19		17		ns
18	t _{h(RDY)}	Hold time, RDY after H1 low	0		0		ns
19	t _{d(H1H-RWH)}	Delay time, H1 high to R/W high (write)		9		8	ns
20	$t_{V(D)W}$	Valid time, D after H1 low (write)		14		12	ns
21	t _{h(D)W}	Hold time, D after H1 high (write)	0*		0*		ns
22	t _{d(H1H-A)}	Delay time, H1 high to A valid on back-to-back write cycles		9		8	ns

^{*} This parameter is not production tested.




Figure 16. Memory-Read-Cycle Timing

memory-read-cycle and memory-write-cycle timing (\overline{STRBx}) (see Figure 16 and Figure 17) (continued)





Figure 17. Memory-Write-Cycle Timing



memory-read-cycle timing using IOSTRB (see Figure 18)

			320C3	32-50	320C3	2-60	LINUT
NO.			MIN	MAX	MIN	MAX	UNIT
11.1	t _{d(H3L-IOSL)}	Delay time, H3 low to IOSTRB low	0*	9	0*	8	ns
12.1	t _{d(H3L-IOSH)}	Delay time, H3 low to IOSTRB high	0*	9	0*	8	ns
13.1	t _{d(H1L-RWL)}	Delay time, H1 low to R/\overline{W} high	0*	9	0*	8	ns
14.1	t _{d(H1L-A)}	Delay time, H1 low to A valid	0*	9	0*	8	ns
15.1	t _{su(D)R}	Setup time, D before H1 high	10		9		ns
16.1	t _{h(D)R}	Hold time, D after H1 high	0		0		ns
17.1	t _{su(RDY)}	Setup time, RDY before H1 high	8		7		ns
18.1	t _{h(RDY)}	Hold time, RDY after H1 high	0		0		ns

^{*} This parameter is not production tested.




NOTE A: See Figure 19 and accompanying table

Figure 18. Memory-Read-Cycle Timing Using IOSTRB

memory-write-cycle timing using IOSTRB (see Figure 19)

NO			320C32-50		320C32-60		
NO.			MIN	MAX	MIN	MAX	UNIT
23	t _{d(H1L-RWH)}	Delay time, H1 low to R/W low	0*	9	0*	8	ns
24	$t_{V(D)W}$	Valid time, D after H1 high		14		12	ns
25	t _{h(D)W}	Hold time, D after H1 low	0		0		ns

^{*} This parameter is not production tested.



NOTE A: See Figure 18 and accompanying table

Figure 19. Memory-Write-Cycle Timing Using IOSTRB

timing for XF0 and XF1 when executing LDFI or LDII (see Figure 20)

No			320C32-50		320C32-60		LINUT
NO.			MIN	MAX	MIN M	MAX	UNIT
38	t _{d(H3H-XF0L)}	Delay time, H3 high to XF0 low		12		11	ns
39	t _{su(XF1)}	Setup time, XF1 before H1 low	9		8		ns
40	t _{h(XF1)}	Hold time, XF1 after H1 low	0		0		ns




Figure 20. XF0 and XF1 When Executing LDFI or LDII

timing for XF0 when executing STFI or STII[†] (see Figure 21)

NO			320C32-50		320C32-60	
NO.		MIN	MAX	MIN	MAX	UNIT
41	t _{d(H3H-XF0H)} Delay time, H3 high to XF0 high		12		11	ns

T XF0 is always set high at the beginning of the execute phase of the interlock-store instruction. When no pipeline conflicts occur, the address of the store is driven at the beginning of the execute phase of the interlock-store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store is not driven until the store can execute.




Figure 21. XF0 When Executing a STFI or STII

timing for XF0 and XF1 when executing SIGI (see Figure 22)

NO			320C32-50		320C3	2-60	LINUT
NO.			MIN	MAX	MIN	MAX	UNIT
41.1	t _{d(H3H-XF0L)}	Delay time, H3 high to XF0 low		12		11	ns
42	t _{d(H3H-XF0H)}	Delay time, H3 high to XF0 high		12		11	ns
43	t _{su(XF1)}	Setup time, XF1 before H1 low	9		8		ns
44	t _{h(XF1)}	Hold time, XF1 after H1 low	0		0		ns





Figure 22. XF0 and XF1 When Executing SIGI

timing for loading XF register when configured as an output pin (see Figure 23)

	NO		320C3	320C32-50		320C32-60		l
	NO.		MIN	MAX	MIN	MAX	UNIT	l
Ī	45	t _{v(H3H-XF)} Valid time, H3 high to XF valid		12		11	ns	l




NOTE A: OUTXFx represents either bit 2 or 6 of the IOF register.

Figure 23. Loading XF Register When Configured as an Output Pin

timing of XF changing from output to input mode (see Figure 24)

NO			320C	320C32-50		320C32-60	
NO.			MIN	MAX	MIN	MAX	UNIT
46	t _{h(H3H-XF01)}	Hold time, XF after H3 high		12*		11*	ns
47	t _{su(XF)}	Setup time, XF before H1 low	9		8		ns
48	t _{h(XF)}	Hold time, XF after H1 low	0		0		ns

^{*} This parameter is not production tested.




NOTE A: Ī/OXFx represents either bit 1 or bit 5 of the IOF register, and INXFx represents either bit 3 or bit 7 of the IOF register.

Figure 24. Change of XF From Output to Input Mode

timing of XF changing from input to output mode (see Figure 25)

NO		320C3	2-50	320C3	32-60	LINUT
NO.		MIN	MAX	MIN	MAX	UNIT
49	$t_{d(H3H\text{-XFIO})}$ Delay time, H3 high to XF switching from input to output		17		15	ns




NOTE A: Ī/OXFx represents either bit 1 or bit 5 of the IOF register.

Figure 25. Change of XF From Input to Output Mode

timing for \overline{RESET} [Q = $t_{c(CI)}$] (see Figure 26)

			320C3	32-50	320C3	32-60	
NO.			MIN	MAX	MIN	MAX	UNIT
50	t _{su(RESET)}	Setup time, RESET before CLKIN low	10	Q*	17	Q*	ns
51	t _d (CLKINH-H1H)	Delay time, CLKIN high to H1 high	2	10	2	10	ns
52	t _d (CLKINH-H1L)	Delay time, CLKIN high to H1 low	2	10	2	10	ns
53	t _{su(RESETH-H1L)}	Setup time, $\overline{\text{RESET}}$ high before H1 low and after ten H1 clock cycles	7		6		ns
54	t _d (CLKINH-H3L)	Delay time, CLKIN high to H3 low	2	10	2	10	ns
55	t _d (CLKINH-H3H)	Delay time, CLKIN high to H3 high	2	10	2	10	ns
56	t _{dis(H1H-D)}	Disable time, H1 low to D in the high-impedance state		12*		11*	ns
57	t _{dis(H3HL-A)}	Disable time, H3 low to A in the high-impedance state		9*		9*	ns
58.1	t _{d(H3H-CONTROLH)}	Delay time, H3 high to control signals high		8*		7*	ns
58.2	t _{d(H1H-RWH)}	Delay time, H1 low to R/W high		8*		7*	ns
59	t _{d(H1H-IACKH)}	Delay time, H1 high to IACK high		8*		7*	ns
60	t _{dis(RESETL-ASYNCH)}	Disable time, RESET low to asynchronous reset signals in the high-impedance state		17*		14*	ns

^{*} This parameter is not production tested.



- NOTES: A. RESET is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur.
 - B. The R/ \overline{W} output is placed in the high-impedance state during reset and can be provided with a resistive pullup, nominally 18-22 $k\Omega$, if undesirable spurious writes can occur when these outputs go low.
 - C. In microprocessor mode (MCBL/MP = 0), reset vector is fetched twice with seven software wait states each. In microcomputer mode (MCBL/MP = 1), the reset vector is fetched two times, with no software wait states.
 - D. Control signals include STRBx and IOSTRB.
 - E. Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLKx.

Figure 26. RESET Timing



timing for $\overline{\text{INT3}}$ - $\overline{\text{INT0}}$ interrupt response [P = $t_{c(H)}$] (see Figure 27)

NO			320C32-50		320C3	32-60	LINUT
NO.			MIN	MAX	MIN	MAX	UNIT
61	t _{su(INT)}	Setup time, INT3-INT0 before H1 low	10		8		ns
62.1	t _{w(INT)}	Pulse duration of interrupt to assure only one interrupt seen for level-triggered interrupts	Р	2P*	Р	2P*	ns
62.2	$t_{w(INT)}$	Pulse duration of interrupt for edge-triggered interrupts	P*		P*		ns

^{*} This parameter is not production tested.




Figure 27. INT3-INT0 Interrupt-Response Timing

timing for IACK (see Notes 6, 7, and Figure 28)

NO		320C32-50	320C32-60	LINUT
NO.		MIN MAX	MIN MAX	UNIT
63	$t_{d(H1H-IACKL)}$ Delay time, H1 high to \overline{IACK} low	7	6	ns
64	t _{d(H1H-IACKH)} Delay time, H1 high to \overline{IACK} high	7	6	ns

NOTES: 6. IACK is active for the entire duration of the bus cycle and is extended if the bus cycle utilizes wait states.

7. IACK goes active on the first half-cycle (H1 rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (H1 rising) of the read phase of the IACK instruction. Because of pipeline conflicts, IACK remains low for one cycle even if the decode phase of the IACK instruction is extended.




Figure 28. IACK Timing


serial-port timing

serial-port timing [P = $t_{c(H)}$] (see Figure 29 and Figure 30)

				320C	32-50	320C	32-60	
NO.				MIN	MAX	MIN	MAX	UNIT
65	t _{d(H1-SCK)}	Delay time, H1 high CLKX/R high/low	to internal		10		8	ns
00		Cycle time,	CLKX/R ext	2.6P		2.6P		
66	t _{c(SCK)}	CLKX/R	CLKX/R int	2P	(2 ³²)P	2P	(2 ³²)P	ns
67		Pulse duration,	CLKX/R ext	P + 10		P + 10		
67	t _{w(SCK)}	CLKX/R high/low	CLKX/R int	[t _{c(SCK)} /2]- 5	[t _{c(SCK)} /2]+5	[t _{c(SCK)} /2]-5	[t _{c(SCK)} /2]+5	ns
68	t _{r(SCK)}	Rise time, CLKX/R			6		5	ns
69	t _{f(SCK)}	Fall time, CLKX/R			6		5	ns
70		Delay time, CLKX	CLKX ext 24			20	20	
70	t _{d(DX)}	to DX valid	CLKX int		16		15	ns
71		Setup time, DR	CLKR ext	9		8		20
71	t _{su(DR)}	before CLKR low	CLKR int	17		15		ns
72	4	Hold time, DR	CLKR ext	7		6		20
12	t _{h(DR)}	from CLKR low	CLKR int	0		0		ns
73		Delay time, CLKX to internal FSX	CLKX ext		22		20	20
73	t _{d(FSX)}	high/low	CLKX int		15		14	ns
74		Setup time, FSR	CLKR ext	7		6		
74	t _{su(FSR)}	before CLKR low	CLKR int	7		6		ns
75		Hold time, FSX/R input from	CLKX/R ext	7		6		
75	t _{h(FS)}	CLKX/R low	CLKX/R int	0		0		ns
76		Setup time, external FSX	CLKX ext	8- P	[t _{c(SCK)} /2]-10*	8- P	[t _{c(SCK)} /2]-10*	
70	t _{su(FSX)}	before CLKX high	CLKX int	21- P	$t_{c(SCK)}/2^*$	21- P	$t_{\text{c(SCK)}}/2^{\star}$	ns
77		Delay time, CLKX to first DX bit, FSX	CLKX ext		24*		20*	
77	t _d (CH-DX)V	precedes CLKX high	CLKX int		14*		12*	ns
78	t _{d(FSX-DX)} V	Delay time, FSX to f			24*		20*	ns
79	t _{d(DXZ)}	Delay time, CLKX hi the high-impedance following last data bi	state		14*		12*	ns

^{*} This parameter is not production tested.

serial-port timing



- NOTES: A. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.
 - B. Timing diagrams depend upon the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.




Figure 29. Fixed Data-Rate-Mode Timing

- NOTES: A. Timing diagrams show operation with CLKXP = CLKRP = FSXP = FSRP = 0.
 - Timing diagrams depend upon the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.
 - The timings that are not specified expressly for the variable data-rate mode are the same as those that are specified for the fixed data-rate mode.

Figure 30. Variable Data-Rate-Mode Timing




timing for $\overline{HOLD/HOLDA}$ [P = $t_{c(H)}$] (see Note 8 and Figure 31)

			320C3	2-50	320C3	2-60	
NO.			MIN	MAX	MIN	MAX	UNIT
80	t _{su(HOLD)}	Setup time, HOLD before H1 low	10		8		ns
81	t _{v(HOLDA)}	Valid time, HOLDA after H1 low	0*	7	0*	6	ns
82	t _{w(HOLD)}	Pulse duration, HOLD low	2P		2P		ns
83	t _{w(HOLDA)}	Pulse duration, HOLDA low	P- 5*		P- 5*		ns
84	t _{d(H1L-SH)} H	Delay time, H1 low to STRBx high for a HOLD	0*	7*	0*	6*	ns
84.1	t _{d(H1H-IOS)} H	Delay time, H1 high to IOSTRB high for a HOLD	0*	7*	0*	6*	ns
85	t _{dis(H1L-S)}	Disable time, H1 low to \$\overline{STRBx}\$ or \$\overline{IOSTRB}\$ (in the high-impedance state)	0*	8*	0*	7*	ns
86	t _{en(H1L-S)}	Enable time, H1 low to STRBx or IOSTRB active	0*	7*	0*	6*	ns
87	t _{dis(H1L-RW)}	Disable time, H1 low to R/W in the high-impedance state	0*	8*	0*	7*	ns
88	t _{en(H1L-RW)}	Enable time, H1 low to R/W (active)	0*	7*	0*	6*	ns
89	t _{dis(H1L-A)}	Disable time, H1 low to A in the high-impedance state	0*	8*	0*	7*	ns
90	t _{en(H1L-A)}	Enable time, H1 low to A valid	0*	12*	0*	11*	ns
91	t _{dis(H1H-D)}	Disable time, H1 high to D disabled in the high-impedance state	0*	8*	0*	7*	ns

^{*} This parameter is not production tested.

NOTE 8: HOLD is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur. The NOHOLD bit of the primary-bit-control register overwrites the HOLD signal.




NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle after HOLD goes back high.

Figure 31. HOLD/HOLDA Timing

timing of peripheral pin configured as general-purpose I/O (see Figure 32)

				320C32-50		320C32-60	
NO.			MIN	MAX	MIN	MAX	UNIT
92	t _{su(GPIOH1L)}	Setup time, general-purpose input before H1 low	9		8		ns
93	t _{h(GPIOH1L)}	Hold time, general-purpose input after H1 low	0		0		ns
94	t _{d(GPIOH1H)}	Delay time, general-purpose output after H1 high		10		8	ns




NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

Figure 32. Peripheral-Pin General-Purpose I/O Timing

timing of peripheral pin changing from general-purpose output to input mode (see Figure 33)

NO			320C3	32-50	320C3	2-60	
NO.			MIN	MAX	MIN	MAX	UNIT
95	t _{h(H1H)}	Hold time, after H1 high		12*		11*	ns
96	t _{su(GPI0H1L)}	Setup time, peripheral pin before H1 low	9		8		ns
97	t _{h(GPIOH1L)}	Hold time, peripheral pin after H1 low	0		0		ns

^{*} This parameter is not production tested.




NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

Figure 33. Timing of Peripheral Pin Changing From General-Purpose Output to Input Mode



timing of peripheral pin changing from general-purpose input to output mode (see Figure 34)

NO			320C32-50		320C32-60		LINUT
NO.	NO.	MIN	MAX	MIN	MAX	UNIT	
98	t _{d(GPIOH1H)} Delay time, H1	nigh to peripheral pin switching from input to output		10		8	ns



NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

Figure 34. Timing of Peripheral Pin Changing From General-Purpose Input-to-Output Mode

timing for timer pin [P = $t_{c(H)}$] (see Figure 35)

NO				320C3	2-50	320C3	2-60	LINUT
NO.				MIN	MAX	MIN	MAX	UNIT
99	t _{su(TCLKH1L)}	Setup time, TCL before H1 low	K external	8		6		ns
100	t _{h(TCLKH1L)}	Hold time, TCLK H1 low	external after	0		0		ns
101	t _d (TCLKH1H)	Delay time, H1 h internal valid	nigh to TCLK		9		8	ns
400		Cycle time,	TCLK external	2.6P*		2.6P*		
102	t _{c(TCLK)}	TCLK cycle time	TCLK internal	2P	(2 ³²)P*	2P	(2 ³²)P*	ns
103	1	Pulse duration, TCLK	TCLK external	P + 10*		P + 10*		ns
103	t _{w(TCLK)}	high/low	TCLK internal	[t _{c(TCLK)} /2]- 5	[t _{c(TCLK)} /2]+5	[t _{c(TCLK)} /2]- 5	[t _{c(TCLK)} /2]+5	119

^{*} This parameter is not production tested.

NOTE: Timing parameters 99 and 100 are applicable for a synchronous input clock. Timing parameters 102 and 103 are applicable for an asynchronous input clock.





Figure 35. Timing for Timer Pin

timing for \overline{SHZ} pin [Q = $t_{c(CI)}$] (see Figure 36)

NO		320C32-50		320C32-60		LINUT
NO.		MIN	MAX	MIN	MAX	UNIT
104	$t_{dis(SHZ)}$ Disable time, \overline{SHZ} low to all O, I/O pins in the high-impedance state	0*	2Q*	0*	2Q*	ns

^{*} This parameter is not production tested.



NOTE A: Enabling \overline{SHZ} destroys C32 register and memory contents. Assert \overline{SHZ} = 1 and reset the C32 to restore it to a known condition.

Figure 36. SHZ Pin Timing

Table 1. Thermal Resistance Characteristics for PCM package


	PARAMETER	MIN	MAX	UNIT
R_{\ThetaJA}	Junction-to-free-air		39	°C/W
$R_{\Theta JC}$	Junction-to-case		10.0	°C/W

MECHANICAL DATA

PCM(S-PQFP-G***)

144 PIN SHOWN

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-022
 - D. The 144PCM is identical to 160PCM except that 4 leads per corner are removed.
 - E. Foot length is measured from lead tip to a position on backside of lead 0,25 mm above seating plane (gage plane)
 - F. Preliminary drawing



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated