



N-Channel 30-V (D-S) Rated MOSFET + Schottky Diode

Characteristics


- N-channel Vertical DMOS
- Macro-Model (Sub-circuit)
- Level 3 MOS
- Applicable for Both Linear and Switch Mode
- Applicable Over a -55 to 125°C Temperature Range
- Models Gate Charge, Transient, and Diode Reverse Recovery Characteristics

Description

The attached SPICE Model describes typical electrical characteristics of the n-channel vertical DMOS. The sub-circuit model was extracted and optimized over a 25°C to 125°C temperature range under pulse conditions for 0 to 10 volt gate drives. Saturated output impedance model accuracy has been maximized for gate biases near threshold. A novel gate-to-drain feedback

capacitance network is used to model gate charge characteristics while avoiding convergence problems of switched C_{gd} model. Model parameter values are optimized to provide a best fit to measure electrical data and are not intended as an exact physical description of a device.

Model Sub-circuit



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.



Model Evaluation

N-Channel Device ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Conditions	Typ	Unit
Static				
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.94	V
On-State Drain Current ^a	I _{D(on)}	V _{DS} ≥ 5V, V _{GS} = 10V	444	A
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = 10V, I _D = 10A V _{GS} = 4.5V, I _D = 5A	0.0096 0.0168	Ω
Forward Transconductance ^a	g _{fs}	V _{DS} = 15V, I _D = 10A	25	S
Schottky Diode Forward Voltage ^a	V _{SD}	I _S = 3A, V _{GS} = 0V	0.47	V
		I _S = 3A, V _{GS} = 0V, T _j = 125C	0.38	
Dynamic				
Total Gate Charge	Q _g	V _{DS} = 15V, V _{GS} = 10V, I _D = 10A	37	nC
Gate-Source Charge	Q _{gs}		8	
Gate-Drain Charge	Q _{gd}		7	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 15V, R _L = 15Ω I _D ≅ 1A, V _{GEN} =10V, R _G = 6Ω	15	ns
Rise Time	t _r		8	
Turn-Off Delay Time	t _{d(off)}		39	
Fall Time	t _f		37	
Reverse Recovery Time	t _{rr}	I _F = 3A, di/dt=100A/μs	40	

Notes:

- a) Pulse test: Pulse Width $\leq 300\mu\text{sec}$, Duty Cycle $\leq 2\%$.
- b) Guaranteed by design, not subject to production testing.



SPICE Device Model Si4810DY

Comparison of Model with Measured Data
($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

