S2057

#### **FEATURES**

- Supports ANSI X3T11 1.0625 Gbps FCALdisk attach
- ANSI x3T11 Fibre Channel Compatible
- IEEE 802.3z Gigabit Ethernet Compatible
- 1250 Mbps (Gigabit Ethernet) operation
- Fully differential for minimum deterministic jitter accumulation (10 ps nominal)
- TTL Bypass Select
- High speed LVPECL I/O
- 0.2 W Typical power dissipation
- 3.3 V power supply
- 20-pin TSSOP

## **GENERAL DESCRIPTION**

The S2057 is a single channel Port Bypass Circuit (PBC), designed to minimize jitter accumulation by providing a high bandwidth fully differential data path. Primary application is in Fibre Channel Arbitrated Loop (FC-AL) disk arrays to allow hot swapping of FC-AL drives. The S2057 is designed to support 1.0625 Gbps and 1.25 Gbps data rates.

The S2057 is a high speed 2:1 multiplexer with 2 modes of operation: Normal and Bypass. A block diagram is shown in Figure 1, and a system diagram showing the S2057 in a single loop of a disk array is shown in Figure 2. A disk drive connects on the Disk Drive input and output ports (DDIP/N, DDOP/N), while the INP/N and OUTP/N ports connect to the upstream and downstream

devices in the loop. Normal mode is enabled by setting the SEL pin ACTIVE, which includes the disk in the loop via the DDI/DDO ports. When the disk drive is either absent or non-functional, Bypass mode is selected by setting the SEL pin INACTIVE. This routes data directly from IN to OUT, bypassing the disk ports. Direct attach Fibre Channel Disk Drives have an "LRC Interlock" signal designed to directly control the select function. Table 1 is a truth table describing the data flow through the S2057.

#### **Jitter Performance**

The primary AC parameter of importance is deterministic jitter accumulation (data eye degradation) inserted by the port bypass circuit. The S2057 utilizes high bandwidth, low skew differential circuitry to provide symmetric rise and fall times and excellent noise immunity. This results in a nominal deterministic jitter accumulation of  $\pm 10~\rm ps.$ 

For arrays of disk drives greater than 4, it is recommended that the S2057 be cascaded with the S2058 (Port Bypass with repeater) in a ratio of 4:1 to perform clock and data retiming. This insures optimal jitter performance for the disk array system.

Table 1. Truth Table

SEL1	OUT	DDO
0	IN	IN
1	DDI	IN

Figure 1. S2057 Block Diagram




Figure 2. Functional Block Diagram






Figure 3. Timing Waveforms




Figure 4. Differential Voltage




Figure 5. Input Termination




Figure 6. Output Connection







Table 2. Pin Assignment and Descriptions

Pin Name	Level	I/O	Pin#	Description
INP INN	Diff. LVPECL	I	7, 6	Differential inputs from the downstream PBC port.
DDIP DDIN	Diff. LVPECL	I	4, 3	Disk Drive Input. Serial input from the local transmitter on PBC port 1.
SEL	TTL	I	11	A Low selects the "BYPASS" mode causing the output of the previous port to propagate to the next port or OUT. When High, this signal selects "NORMAL" mode which routes the previous port to the local output, DDO and routes the local input, DDI to the next port or OUT.
DDOP DDON	Diff. LVPECL	0	19, 18	Disk Drive Output. Serial output driving the local receiver corresponding to PBC port 1.
OUTP OUTN	Diff. LVPECL	0	15, 14	Serial output driving the upstream PBC port.
VCC	+3.3V		1, 2, 10, 12, 17, 20	Power Supply. 3.3V nominal.
GND	GND		5, 8, 9, 13, 16	Ground. Ground pins are phyisically attached to the die mounting surface, and are an important part of the thermal path. For best thermal performance, all ground pins should be connected to a ground plane, using multiple vias if possible.

4




Figure 7. S2057 Pinout Package



6

## S2057 PORT BYPASS CIRCUIT FOR FIBRE CHANNEL AND GIGABIT ETHERNET

Figure 8. S2057 20 TSSOP (4.4 mm) Package



August 8, 2000 / Revision C



 Table 3. AC Characteristics (Over recommended operating conditions.)

Parameter	Description	Тур	Max	Units	Conditions
T <sub>RDDO</sub>	Serial Data rise and fall time (Disk drive outputs, DDO).	185	350	ps	20% to 80% tested on a sample basis.
T1	Flow through propagation delay IN to OUT.	530	1000	ps	Delay with all circuits bypassed. 50 Ohm load.
T2	Flow through propagation delay IN to DDO.	580	1000	ps	Delay with PBC in Normal or Bypass mode. 50 Ohm load.
ТЗ	Flow through propagation delay DDI to OUT.	560	1000	ps	Delay with PBC in Normal mode. 50 Ohm load.
T <sub>ROUT</sub>	Serial data rise and fall time (Bypass output, OUT).	122	200	ps	20% to 80% tested on a sample basis.
T <sub>jitterRMS</sub>	Random jitter accumulation	3	5	ps	RMS output jitter accumulated with K28.7 code from IN to OUT - PBC in bypass mode. Tested on a sample basis.
T <sub>jitterDJ</sub>	Deterministic jitter accumulation	±10	±30	ps	Deterministic output jitter accumulated K28.5 code from IN to OUT, both PBC stages bypassed. 941 ps input pulse width. Tested on a sample basis.

Table 4. DC Characteristics (Over recommended operating conditions.)

Parameter	Description	Min	Тур	Max	Units	Conditions
V <sub>IH(ITL)</sub>	Input HIGH voltage (SEL-TTL)	2.0		3.47	V	
V <sub>IL(ITL)</sub>	Input LOW voltage (SEL-TTL)	0		0.8	V	
I <sub>IH(ITL)</sub>	Input HIGH current (SEL-TTL)			50	μΑ	V <sub>IN</sub> = 2.4V
I <sub>IL(ITL)</sub>	Input LOW current (SEL-TTL)	-500			μΑ	V <sub>IN</sub> = 0.5V
V <sub>cc</sub>	Supply Voltage	3.13		3.47	V	$V_{CC} = 3.30V \pm 5\%$
I <sub>cc</sub>	Supply Current		50	70	mA	Outputs open, V <sub>CC</sub> = V <sub>CC</sub> max
P <sub>D</sub>	Power Dissipation		0.18	0.25	W	Outputs open, V <sub>CC</sub> = V <sub>CC</sub> max
$\Delta V_{IN(DF)}$	Receiver differential peak-to-peak input sensitivity, INP/N & DDIP/N	300		2600	mV <sub>p-p</sub> <sup>1</sup>	AC Coupled. Internally DC biased V <sub>CC</sub> - 0.65V
$\Delta V_{OUTN(L\_SO)}$	DDOP/N output differential peak-to- peak voltage swing	1000	1400	2200	mV <sub>p-p</sub> <sup>1</sup>	$50\Omega$ to $V_{cc}$ -2.0V
$\Delta V_{OUTN(OUT)}$	OUTP/N output differential peak-to- peak voltage swing	1200	1300	2200	mV <sub>p-p</sub> <sup>1</sup>	$50\Omega$ to V <sub>cc</sub> -2.0V

Table 5. Absolute Maximum Ratings1

Parameter	Min	Тур	Max	Units
TTL Power Supply Voltage (V <sub>CC</sub> )	-0.5		+4	V
PECL DC Input Voltage (V <sub>INP</sub> )	-0.5		V <sub>CC</sub> +0.5	V
TTL DC Input Voltage (V <sub>INP</sub> )	-0.5		3.47	V
DC Voltage applied to outputs for High output state $(V_{IN\ TTL})$	-0.5		V <sub>CC</sub> +0.5	V
TTL Output Current (I <sub>OUT</sub> ) (DC, output High)			50	mA
PECL Output Current (I <sub>OUT</sub> ), (DC output High)			50	mA
Case Temperature Under Bias (T <sub>C</sub> )	-55		125	C°
Storage Temperature (T <sub>STG</sub> )	-65		150	C°
Maximum Input	·		1000	V

<sup>1.</sup> CAUTION: Stresses listed under "Absolute Maximum Ratings" may be applied to devices one at a time without causing permanent damage. Functionality at or above the values listed is not implied. Exposure to these values for extended periods may affect device reliability.

Table 6. Recommended Operating Conditions 2

Parameter	Min	Тур	Max	Units
Power Supply Voltage (V <sub>CC</sub> )	+3.13		+3.47	V
Ambient Operating Temperature Range (T)	0		70	C°

AMCC guarantees the functional and parametric operation of the part under "Recommended Operating Conditions" (except where specifically noted in the AC and DC Parametric tables).



### **Ordering Information**

Grade	Device	Package	Speed Grade
S – Commercial	2057	A - 20 TSSOP	Note: For Fibre Channel rates (1.062 Gbps), this part does not have a speed grade designation.

Grade	Device	Package	Speed Grade
S – Commercial	2057	A – 20 TSSOP	12 – 1.25 Gbps (Gigabit Ethernet)

 X
 X
 X
 X
 X
 X

 Grade
 Part Number
 Package
 Speed Grade



# Applied Micro Circuits Corporation • 6290 Sequence Dr., San Diego, CA 92121 Phone: (619) 450-9333 • (800) 755-2622 • Fax: (619) 450-9885 http://www.amcc.com

AMCC reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AMCC reserves the right to ship devices of higher grade in place of those of lower grade.

AMCC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

AMCC is a registered trademark of Applied Micro Circuits Corporation.

Copyright ® 2000 Applied Micro Circuits Corporation

D105/R159