

High Speed/Logic Gate Optocoupler (SFH67XX Series)

Appnote 73

1. Introduction

The new SFH67XX series of high speed optocoupler is capable of transmitting data rates up to 5 Mb/s typically and 2.5 Mb/s over full temperature range (guaranteed).

The combination of low input current (1.6 mA) and active logic level output fits for nearly all logic applications, where a galvanic insulation is necessary.

The SFH67XX series features positive logic with TTL output levels. For improved noise immunity the detector incorporates a Schmitt-Trigger stage.

The SFH6700/19 provides an enable input, which allows switching the output into the high ohmic state for bus applications.

For applications which need an open collector output, the SFH6705 is offered.

The SFH6731 and SFH6732 are the dual versions. The two channels are free of crosstalk and interference.

To ensure a high common mode transient immunity of guaranteed 2.5 kV/ μ s at 400 V, the SFH671X/6732 series feature an internal shield, which consists of an additional ITO layer. The ITO (Indium Tin Oxide) layer is an optically transparent, but electrically conductive layer on top of the detector. The standard SFH670X series withstands 1.0 kV/ μ s at $V_{CM}=50$ V.

The SFH67XX series is also available in a SMD version (option 7 and 9 with >8 mm creepage and clearance distance).

Table 1. Truth Table (Positive Logic)
SFH6700/19

LED	Enable	Output
On	L	H
Off	L	L
On	H	Z
Off	H	Z

SFH6701/02/05/11/12/31/32

LED	Output
On	H
Off	L

H=Logic High Level, L=Logic Low Level, Z=High Ohmic State

2. Design Considerations

The circuits shown below are intended to give the design engineer a guideline for logic family interconnection.


Input Circuitry

Below are stated the most common interface circuits which work for this coupler series.

Totem Pole Drive Circuits

Figures 2 and 3 are two of the most common used circuits. The designer chooses R_1 according to the equation:

Figure 1. Variations in the SFH67XX Family



$$R_1 = \frac{V_{DD} - V_{OL} - V_F}{I_F} \quad (\text{valid for Figure 3}) \quad (2)$$

Table 2. Typical Values for R_1 at $V_{DD}=5$

Figure	Logic Gate (e.g.)	R ₁ Value
2	74LS04	750 Ω
3	74LS04	1.10 k Ω
	74HCT04	1.10 k Ω

For critical applications, where a high leakage current is expected, a shunt LED drive circuit according to Figure 5, is a good solution.

A line graph showing the relationship between Normalized Input Current Threshold (%) and Temperature, T_A (°C). The y-axis ranges from -30 to 50 in increments of 10. The x-axis ranges from -60 to 100 in increments of 20. The curve starts at approximately (-40, 38) and ends at approximately (80, -20), showing a non-linear decrease.

Temperature, T_A (°C)	Normalized Input Current Threshold (%)
-40	38
-20	25
0	12
20	0
40	-8
60	-15
80	-20


$$R_2 = \frac{V_{Fmax(LEDOff)}}{I_{Leak@Temp}} \cdot \frac{1V}{I_{Leakage}} \quad (3)$$

$$R_1 = \frac{V_{DD} - V_F - V_{OL}}{V_F + I_F R_2} \cdot R_2 \quad (4)$$

V _{DD}	I _F	R ₁ Value	R ₂ Value
5 V	3 mA	1.0 kΩ	4.7 kΩ

$$R_1 = \frac{V_{DD} - V_F}{I_F} \quad (5)$$

Figure 6. Logic Gate Shunt Drive Circuit



Open Collector Drive Circuits

A simple circuit, which works also for open collector drive circuits, has been presented in Figures 3 and 5. In Figure 5, the resistor R_2 represents a leakage current protection path.

A more efficient, but more power dissipating solution is presented in Figure 7. This drive circuit provides good speed and protection against leakage currents. The resistor R_1 is chosen in accordance with

$$R_1 = \frac{V_{DD} - V_F}{I_F} \quad (6)$$

Refer to Table 4 for some typical resistor values.

Note that leakage protection generally might only be an issue in some special applications.

Figure 7. Open Collector/Drain Shunt Drive Circuit




Table 4. Typical Input Circuit Values for a Circuit According to Figure 7


V_{DD}	I_F	R_1 Value
5 V	3 mA	1.10 k Ω
10 V	3 mA	2.80 k Ω
15 V	3 mA	4.42 k Ω

Input Circuitry for Improved Switching Speed

If switching speed is a concern, the use of a speed-up capacitor is a good solution. The resistor R_2 limits the peak transient current I_{Fpeak} , whereas R_1 and R_2 determine the current at steady operation. The equations and reasonable resistor values are printed below.

A reasonable value for the speed-up capacitor C_S is 100 pF.

Figure 8. Series LED Drive with Speed-up Capacitor



The equations for the resistor values are:

$$R_1 = \frac{V_{DD} - V_{OL} - V_F}{I_{Fpeak}} \quad (7)$$

$$R_1 = \frac{V_{DD} - V_{OL} - V_F}{I_F} - R_2 \quad (8)$$

The maximum I_{Fpeak} for this transient is 50 mA for the SFH67XX series.

Table 5. Typical Input Circuit Values for a Circuit According to Figure 8

V_{DD}	C_S Value	R_1 Value	R_2 Value
5 V	100 pF	1.0 k Ω	75 Ω

Drive Circuits for the Dual Channel Devices

The SFH6731/32 can be driven as simple as the single channel devices.

All drive circuits and the equations (1) to (8) can be adapted to drive the dual channel devices. (The use of the dual channel devices reduces the number of parts and the required board space.)

Output Circuitry


The advantage of the SFH67XX series is its easy connection to any logic system, because of the active output stage (totem pole/three state output). Either direct or via a pull-up resistor, all couplers can drive up to 16 LS TTL loads (4 TTL loads) easily. In general, a 0.1 μ F bypass capacitor is strongly recommended for proper operation.

The SFH6700/19 with its three state output fits best in bus applications because of the possibility to switch the couplers output into the high ohmic state (for a typical setup please refer to Figure 28).

Interfacing to TTL / TTL Compatible Logic

Interfacing the SFH67XX coupler to LS TTL or any other compatible logic is quite simple. The active output of this coupler eliminates the use of an external pull up resistor, and minimizes the number of parts and saves board space. The typical connection is seen in Figure 9. Even HCT logic can be interfaced this way.

Figure 9. Interfacing the Coupler to TTL, LS TTL or Compatible Logic



Interfacing to CMOS Logic


To ensure reliable logic switching a pull-up resistor between the output and V_{CC} is recommended (see Figures 11 and 12). For the HCT logic family, this pull up resistor may be omitted, due to the matching switching level of the couplers output and the HCT input.

There are three simple ways to connect CMOS logic to the SFH67XX coupler family:

- Using SFH67XX (totem pole) and a pull-up resistor (see Figure 12)
- Using SFH6705 (open collector) and a pull-up resistor (see Figure 11)
- Using a HCT logic device (see Figure 10)

Using a HCT device is the simplest and most convenient solution by eliminating the external pull-up resistor (see Figure 10). The designer doesn't have to worry about power consumption, rise times and system speed.

Figure 10. Interfacing to CMOS Logic Level via a HCT Device



Using the open collector device, like in Figure 11, requires an external pull-up resistor R_P . To determine the right value of this pull-up resistor, it is necessary to have a look at the following equations:

$$R_{P_{min}} = \frac{V_{CC_{max}} - V_{OL_{min}}}{I_{OL_{max}} + n \cdot I_{IL}} \quad (9)$$

where $n \cdot I_{IL}$ represents the total load current at low level V_{OL} . (To ensure $V_{OL_{max}} < 0.5$ V over temperature $I_{OL_{max}}$ should be set not higher than 6.4 mA.)

The maximum R_P value can be determined by:

$$R_{P_{max}} = \frac{V_{CC_{min}} - V_{IH_{min}}}{I_{OH_{max}} + n \cdot I_{IH}} \quad (10)$$

In CMOS applications however, where I_{IH} is in the μA region, the limiting factor can also be determined by the maximum allowable rise time t_r (500 ns for HC logic). The equation

$$V_H = V_{CC} \left(1 - e^{-\frac{t}{R_P C_L}} \right) \quad (11)$$

leads to


$$R_{P_{max}} = \frac{-t_r}{C_L \cdot \ln \left(1 - \frac{V_{IH_{min}}}{V_{CC_{min}}} \right)} \quad (12)$$

in which C_L represents the total capacitance of the load, including the coupler (which is around 6 pF).

The resistor value is a compromise between the two requirements, power dissipation and switching speed. A low R_P produces symmetrical and short switching times but results in a higher power dissipation. Reasonable values are shown in Table 6.

To have an impression on the relationship between the rise time t_r and the pull-up resistor R_P /load capacitance C_L , please refer to Figure 14 for details.

Figure 11. Interfacing SFH6705 (Open Collector Output) to CMOS Logic



By using a totem pole device, the equations (9) and (10) are also valid, but the pull-up resistor has only to bring up the voltage difference between $V_{OH} (\approx V_{CC} - 1.8$ V) and the input switching limit, e.g. 3.5 V for HC logic, which makes a ΔV of 0.3 V. This allows to use a higher R_P which results in lower power consumption.

Figure 12. Interfacing SFH67XX (Totem Pole Output) to CMOS Logic




Table 6. Typical Values for R_P by Connecting to CMOS Logic (According to Figures 11 and 12)

V_{CC}	R_P (Open Collector)	R_P (Totem Pole)
5 V	820 Ω	1.10 k Ω


Note that generally the R_P value has a negligible influence on the delay time t_d , but it strongly determines the rise time, especially for the open collector type.

Interfacing to 3.3 V Level

Interfacing to the 3.3 V logic families (e.g. AC, AHC or HC) is quite easy, and presented in Figure 13.

If the totem pole/three-state coupler is operated with $V_{CC}=5$ V, then the output “high” level of the coupler, which is then typically 3.2 V, matches perfectly with the 3.3 V logic input levels. In general, the output “high” voltage can be determined by $V_{OH}=V_{CC}-1.8$ V. (Even with $V_{CC}=5.0$ V \pm 10%, the output voltage is within the limits, and guaranteed higher than 2.4 V over temperature to fulfill also the 3 V logic requirement).

Figure 13. Interfacing to 3.3 V Logic with $V_{CC}=5$ V



Interfacing to other Levels

If shifting to any other level is intended (e.g. 2.5 V logic, like the ALVC or ALVT series), the SFH6705 with its open collector output is qualified. R_P works as a pull-up resistor to ensure the proper logic high level. The basic principals are the same as they have been described in the section “interfacing to CMOS logic” in equations (9) to (12).

Pull-Up Resistor Considerations for the Open Collector Type SFH6705

As previously mentioned above, the pull-up resistor has to be chosen in accordance with the equations (9), (10) and (12). Figure 14 gives an impression about the expected rise time t_r versus the time constant $\tau = R_P \cdot C_L$. Unlike the rise time t_r , the fall time t_f is mostly independent of R_P and around 5 ns.

Figure 14. Typical Rise Time vs. Load for $V_{CC}=5$ V (Test Circuit See Figure 15)





Figure 15. Test Circuit for Rise Time t_r vs. Time Constant



3. Common Mode Transient Immunity (CMTI)


The SFH6711/12/19 feature a guaranteed Common Mode Transient Immunity (CMTI) of 2.5 kV/ μ s at 400 V. This is achieved by using a faraday shield which is transparent to infrared light, but electrically conducting. This shield prevents the photodiode from being turned on by common mode transients.

In general there are some design rules to achieve a high CMTI. These recommendations are especially important for low LED drive current devices, like the SFH67XX series:

- Connect the not used pins 1 and 4 to the virtually grounded input potential (either GND or V_{DD})
- Minimize stray capacitance
- Avoid long distances between LED input circuit and coupler
- Choose an appropriate high LED forward current to improve CM_H (common mode transient immunity at logic “high” level)

A layout which keeps these hints in mind is seen in Figure 16. Note that this layout reduces creepage and clearance distance!


Figure 16. Principle Board Layout for Enhanced CMTI (Fits to Schematic in Figure 18)



A circuit which brings additional safety concerning CMTI is shown in Figure 17.

The diode D_1 is intended to sink parasitic current, which is caused by stray capacitance, away from the LED to prevent a false turn-on.

Figure 17. Input Circuitry for Improved CMTI




* Diode D_1 : Any signaling diode

Another input circuit for high common mode transient immunity is shown in Figure 18.

The transistor shunts the LED in the off-state and prevents a false turn on. This circuit tolerates very high common mode transients in the LED off-state. An improvement in the LED on-state can be reached by choosing a high I_F current. For $V_{DD}=5\text{ V}$, R_1 is typically around $1.1\text{ k}\Omega$.

Figure 18. Input Circuitry for High CMTI




*Transistor Q_1 : Any switching transistor (e.g. 2N2222)

A common way to achieve ultra high CMTI is presented in Figure 19.

The balanced input impedance principle works with four resistors, $R_1=R_2$ and $R_3=R_4$. R_1 and R_2 are used to minimize any noticeable LED current when the transistor is on. To achieve maximum performance, the stray capacitance from anode or cathode to the output side of the coupler has to be kept as low as possible.

Reasonable values with $Q_1=2N2222$ are $R_3=R_4=510\ \Omega$ and $R_1=R_2$ omitted. Note that R_1 and R_2 can be omitted, depending on V_{CE} of the transistor Q_1 .

Figure 19. Balanced Input Impedance Circuitry



* Resistor $R_1=R_2$ and $R_3=R_4$: To achieve a balanced input impedance

** Transistor Q_1 : Any switching transistor


4. Dynamic Operation

The SFH67XX series of active pull-up outputs offer guaranteed maximum propagation delay time of 300 ns over temperature and features also guaranteed 2.5 Mb/s data rate over temperature.

Pulse Width Distortion

Pulse width distortion (PWD) is defined as the difference between t_{PHL} and t_{PLH} ($PWD=|t_{PHL}-t_{PLH}|$). This value is important in applications where symmetrical switching times are required, e.g. in systems which are based on pulse width modulation. In transmission systems, the PWD should not exceed 30% of the minimum propagation delay time. At $I_F=3.0\text{ mA}$ LED forward current, the SFH67xx has a typical PWD of around 20 ns over temperature, which corresponds to a maximum PWD of 20%. Note that the use of a speed up capacitor decreases t_{PLH} but might increase the PWD.


Figure 20. Typical Pulse Width Distortion over Temperature at $I_F=3\text{ mA}$ (Test Circuit See Figure 24)



Propagation Delay Skew


Propagation delay skew (t_{PSK}) is defined as the difference between the minimum propagation delay, either t_{PHL} or t_{PLH} , and the maximum propagation delay, either t_{PLH} or t_{PHL} , between any SFH67XX coupler under the same operation conditions. Propagation delay skew is therefore an important value for parallel data transmission, where synchronized data is needed.

Figure 21. Typical Propagation Delay Skew over Temperature at $I_F=3$ mA (Test Circuit See Figure 24)



In logic circuits it must be noticed that the overall PWD and t_{PSK} are determined by all input and output logic gates in the signal path. To minimize the overall PWD, the use of two identical couplers compensates their influence, like seen on Figure 22. Note that the minimum PWD is achieved on costs of a higher overall propagation delay.

Figure 22. Minimization of PWD by Using Two SFH67XX in Series



Eye Pattern Diagram

A typical eye pattern diagram for 5 Mb/s data transmission is presented in Figure 23. The eye pattern testing was done with a pseudo random data sequence (NRZ coding).

Figure 23. Typical 5 Mb/s Eye Pattern Diagram—NRZ Code (Test Circuit See Figure 24)





Figure 24. Test Circuit for PWD, t_{PSK} and Eye Pattern Diagram ($I_F=3$ mA, 5 Mb/s, 50% Duty Cycle)



5. Design Ideas

Optocouplers are commonly used as an interface between two circuits, where galvanic insulation is required, either to protect humans or sensitive electronic equipment behind or in front of it.

Based on this requirement, some designs are presented below, which use the SFH67XX series.

IGBT/IPM Driver

The SFH67XX series is predestined for the use as a fast driver for Intelligent Power Modules (IPMs) resp. IGBT's/MOSFET's.

The SFH67XX optocoupler series provide level shifting and galvanic insulation and is therefore the ideal interface to the control logic. With its guaranteed minimum 2.5 kV/µs at 400 V common mode transient immunity, the SFH671X also fulfills enhanced switching requirements.

Switching Loads

The SFH67XX series can easily handle currents up to 25 mA_{DC} and voltages up to 15 V. If it is desired to handle loads which are beyond these limits, the circuits in Figures 26 and 27 may be considered.

In the circuit, R_1 is used as a pull-up resistor and the load current is handled and limited by the external transistor Q_1 . Unlike Figure 27, the schematic in Figure 26 is qualified to support both high voltages and currents. The 5 V power supply might be raised up to 15 V to achieve a proper V_{GS} voltage to turn the transistor fully on.

The combination of the SFH67XX series with logic level power transistors provides a fast and part saving solution.

Figure 25. SFH6711 as a Fast IPM-IGBT Driver





Figure 26. Switching High Current and Voltage Loads



* Transistor Q₁: Any n-channel enhancement transistor


** Resistor R₁: R₁ might be omitted, depending on the necessary V_{GS} of Q₁ to turn Q₁ fully on

Opto-Insulated DAC Interface

When galvanic insulation in digital-to-analog-conversion or analog-to-digital-conversion systems is required, the SFH67XX series is a good choice for an interface.

Setups like the one in Figure 29 provide a fast and part saving insulation barrier. The low propagation delay skew of the SFH67XX family makes them ideal for use in parallel data transfer. The SFH67XX series provide an optimal interface solution for the SAB 80 C167/C165 microcontrollers by supporting the 5 Mb/s data rate at a 20 MHz CPU clock.

Figure 27. Switching High Current Loads



* Transistor Q₁: Any p-channel enhancement transistor

Time Multiplexed Bus Line Access with Optical Insulation Barrier

The schematic in Figure 28 shows the use of a common data bus line with 4 independent data lines in time multiplexing mode. The 2-line to 4-line address decoder selects one of the 4 data lines by enabling the output, whereas all the other outputs remain in the high ohmic state.

Figure 28. Typical Setup for a Common Bus Line with 4 Different Lines in Time Multiplex Mode





Figure 29. Fully Galvanic Insulated Digital-to-Analog-Conversion System (4 Channel DAC)



* Inverter 74HCT04 is used to allow 3 mA LED current

** Any C16X microcontroller can be used