

SLA9000F Series

June 1996

■ DESCRIPTION

The S-MOS SLA9000F series is a family of sea-of-gates 0.6 micron gate arrays. The series consists of 8 arrays ranging from 2,784 to 44,070 usable gates and from 80 to 256 I/O. This series also has a built-in level shifter to provide dual-power interfacing in various low-voltage applications. Also, the micro-ampere order, low-noise output cells are available for portable equipment and instruments of various applications. The arrays are offered in a wide variety of packages from 44QFP up to 256QFP.

■ FEATURES

- Typical 2-input NAND Gate Delay (F/O = 2, AI = 2mm)

Voltage (V)	3.3V	5.0V
tpd (ns)	0.43	0.3

- Input buffer: 0.91 ns (5V Typ.), 1.08 ns (3.3V Typ.)
- Output buffer: 3.5 ns (5V Typ.), 4.2 ns (3.3V Typ.) ($C_L = 50$ pF)
- RAM blocks available (Async 1-2 port)
- Dual power supplies supported with level shifters
- Selectable supply voltages (5V, 3.3V)

■ PRODUCT CONFIGURATION

Array	SLA902F	SLA904F	SLA907F	SLA909F	SLA913F	SLA919F	SLA927F	SLA944F
Raw Gate	2,784	4,392	7,872	9,540	13,144	19,350	27,234	44,070
Utilization Rate	65%	65%	60%	60%	55%	55%	50%	50%
Usable Gate	1,809	2,854	4,723	5,724	7,229	10,642	13,617	22,035
Total PAD	80	100	128	144	160	184	208	256

June 1996

ELECTRICAL CHARACTERISTICS AND SPECIFICATIONS OF THE SLA9000F SERIES
SLA9000F ABSOLUTE MAXIMUM RATINGS
(V_{SS} = 0V)

Parameter	Symbol	Limits	Unit
Power Supply Voltage	V _{DD}	-0.3 to 6.5	V
Input Voltage	V _I	-0.3 to V _{DD} + 0.5	V
Output Voltage	V _O	-0.3 to V _{DD} + 0.5	V
Output Current/Pin	I _{OUT}	±25 (±50*1)	mA
Storage Temperature	T _{STG}	-65 to 150	°C

Note: *1: Applies to the 24 mA output buffer cells

RECOMMENDED OPERATING CONDITIONS FOR THE SLA9000F SERIES

Parameter	Symbol	Min	Typ	Max	Unit
Power Supply Voltage	V _{DD}	2.70	3.00	3.30	V
		3.00	3.30	3.60	
		4.75	5.00	5.25	
		4.50	5.00	5.50	
Input Voltage	V _I	V _{SS}	—	V _{DD}	V
Operating Temperature	T _{opr}	0	25	70	°C
		-40	25	85	°C

				Series	L902F	L904F	L907F	L909F	L913F	L919F	L927F	L944F
				Pads	80	100	128	144	160	184	208	256
				Raw Gates	2,784	4,392	7,426	9,540	13,144	19,350	27,234	44,070
				Usable Gates	1,810	2,855	4,456	5,724	7,229	10,643	13,617	22,035
PKG Type	Pin	PKG	Lead Materials	Lead Option								
Plastic DIP	24	DIP	42		○							
	28		42		○	○						
	40		42					○	○			
P-Shrink DIP	42	DIP	42		○	○		○	○			
	64		42		○							
	44		42									
	44	QFP4	42									
	44	QFP6	42		○	○	○	○		○		
	48	QFP12	42		○	○	○	○				
	52	QFP6	42		○	○	○	○	○			
	60	QFP5	42		○	○	○	○				
	60	QFP6	42		○	○	○	○				
	64	QFP5	42		○	○	○	○				
	64	QFP6	42	S1 only	○	○	○	○				
	64	QFP13	42		○	○	○	○				
	80	QFP5	42	S2	○	○	○	○				
	80	QFP14	42		○	○	○	○	○	○		
	100	QFP5	42	S2	○	○	○	○	○	○	○	○
	100	QFP15	42			○	○	○	○	○	○	○
	100	TQFP15	Cu			○	○	○	○	○	○	○
Plastic QFP	120	QFP8	42	E1 • L2			○	○	○	○	○	○
	120	QFP15	42					△	○	○	○	○
			Cu						○	○	○	○
	128	QFP5	42	S1 only			○	○	○	○	○	○
	128	QFP8	42	E1			○					
	128	QFP15	42				○	○	○	○	○	○
			Cu							○	○	○
	128	TQFP15	Cu				△	○	○	○	○	○
	144	QFP17	42					○	○	○	○	○
	144	LQFP20	42					○	○	○	○	○
	160	QFP8	42	E1					○	○	○	○
	176	QFP18	42							○	○	○
	176	LQFP21*	Cu									
	184	QFP16	42									○
	184	QFP17	42							○	○	○
	184	LQFP20	42								△	○
	208	QFP8	42	S1						○	○	○
	208	LQFP22	Cu								○	○
	216	QFP21*	Cu									
	240	QFP16	42	S1 only								○
	256	QFP8	Cu	S3 only								○
	256	LQFP22*	Cu									
Plastic TSOP	28	TSOP (1)	42									
	24	SOP1	42		○	○						
Plastic SOP	28	SOP2	42		○	○						
	32	SOP6	42		○	○						
	59											
	44		Cu		○	○				○		
PLCC	68	PLCC	Cu		○	○	○	○				
	84	PLCC	Cu				○	○	○	○		

○: In volume production

△: Requires lead frame development (Reliability passed)

: Need reliability evaluation (Possible to assay)

△: Need reliability evaluation* (Requires lead frame development)

Shading TS available (No Lead Options. Need to check Lead Frame stock)

*: As a general rule, we accept an order reliability evaluation (Evaluation lead time: 3 months). Please contact Sales Dept. for further details.

△: Under Development

June 1996

■ PROPAGATION DELAY TIMES

The propagation delay values printed in our cell libraries and used in simulation are derived from actual measurements of silicon, not spice simulations. The measured coefficient parameters are:

10% Factor

Voltage: 4.50 to 5.50 Volts

Temperature = -40 to 85°C

Name	Function	From	To	Best Case (10%)		Worst Case (10%)		Loads
				t _{plh} (ns)	t _{phl} (ns)	t _{plh} (ns)	t _{phl} (ns)	
NA2	2-Input Nand	In	Out	0.064	0.055	0.208	0.179	0
				0.099	0.083	0.325	0.273	1
				0.135	0.112	0.441	0.367	2
NO2	2-Input Nor	In	Out	0.085	0.054	0.277	0.175	0
				0.150	0.072	0.491	0.236	1
				0.216	0.091	0.705	0.296	2
IN1	1 x Inverter	In	Out	0.057	0.044	0.184	0.143	0
				0.092	0.062	0.298	0.203	1
				0.127	0.080	0.412	0.262	2
IN4	4 x Inverter	In	Out	0.041	0.034	0.134	0.110	0
				0.050	0.038	0.164	0.126	1
				0.059	0.043	0.194	0.142	2
DF	D Flip-Flop	CLK	Q	0.496	0.538	1.608	1.746	0
				0.531	0.557	1.723	1.809	1
				0.566	0.576	1.838	1.872	2
IBT	TTL Level Input Buffer	In	Out	0.261	0.377	0.848	1.223	0
				0.281	0.388	0.914	1.261	1
				0.301	0.400	0.979	1.298	2
PDV1AT + UO1	2mA Output Driver	In	Pad	1.598	1.065	5.185	3.453	10pF
				5.028	2.743	16.313	8.900	50pF
				9.314	4.841	30.223	15.709	100pF
PDV1AT + UO2	6mA Output Driver	In	Pad	0.875	0.771	2.838	2.502	10pF
				2.018	1.609	6.546	5.222	50pF
				3.446	2.656	11.181	8.621	100pF

*The values are based on simple delay model without interconnect load capacitance.

Best Case	Worst Case
Temperature = 0°C Ambient	Temperature = 70°C Ambient
Supply Voltage = 5.25V	Supply Voltage = 4.75V
Process = Best Case	Process = Worst Case

■ ELECTRICAL CHARACTERISTICS DATA


● 5.0 V Operation

— Output Current Characteristics (5V $\pm 10\%$)


TYPE number	Output current	
	IOH (mA)	IOL (mA)
TYPE S	-0.1	0.1
TYPE 1	-1	2
TYPE 2	-3	6
TYPE 3	-6	12
TYPE 4	-12	24

The alphanumeric of the TYPE* (S, M, 1-4) indicate the output cell names (xx*x).

— Propagation Delay Characteristics



Propagation delay (t_{pd}) vs. supply voltage (V_{DD})




Propagation delay (t_{pd}) vs. ambient temperature (T_a)

TYPE number	Output current	
	IOH (mA)	IOL (mA)
TYPE S	-0.1	-0.1
TYPE 1	-1	2
TYPE 2	-2	4
TYPE 3	-4	8
TYPE 4	-8	12

The alphanumeric of the TYPE* (S, M, 1-4) indicate the output cell names (xx*x).

June 1995

■ GATE ARRAY DEVELOPMENT FLOW



■ S-MOS CUSTOMER ENGINEERING

To help customers implement their design of S-MOS ASIC's, we offer training at our design centers and at customer sites when required.

When a design is started, an S-MOS engineer is assigned to the project and will remain with the project through its completion. S-MOS engineers will work with the customer on design, software and other technical issues. When the design files are transferred to S-MOS, the assigned engineer will verify the design's integrity and prepare it for place and route. The S-MOS Customer Engineering Group provides all technical customer-support services including:

- | | |
|-----------------------------|-------------------------|
| •Pre-Sale Technical Support | •Software Documentation |
| •Customer Training | •Simulation Support |
| •Design Assistance | •Turnkey Design |
| •Workstation Support | •Design Verification |
| •Place Route | |

■ WORKSTATION SUPPORT

Schematic capture, electrical rule checking, design rule checking, simulation and timing verification are supported on:

Verilog, Auklet (PC, WS), ViewLogic, Synopsys, Exemplar

June 1996

S-MOS assumes no responsibility or liability for (1) any errors or inaccuracies contained in the information herein and (2) the use of the information or a portion thereof in any application, including any claim for (a) copyright or patent infringement or (b) direct, indirect, special or consequential damages. There are no warranties extended or granted by this document. The information herein is subject to change without notice from S-MOS.

June 1996

© Copyright 1996 S-MOS Systems, Inc.

Printed in U.S.A. 323-1.0