



Complementary 20-V (D-S) MOSFET

Characteristics



- N- and P- channel Vertical DMOS
- Macro-Model (Sub-circuit)
- Level 3 MOS
- Applicable for Both Linear and Switch Mode
- Applicable Over a -55 to 125°C Temperature Range
- Models Gate Charge, Transient, and Diode Reverse Recovery Characteristics

Description

The attached SPICE Model describes typical electrical characteristics of the n- and p- channel vertical DMOS. The sub-circuit model was extracted and optimized over a 25°C to 125°C temperature range under pulse conditions for 0 to 5 volts gate drives. Saturated output impedance model accuracy has been maximized for gate biases near threshold. A novel gate-to-drain feedback

capacitance network is used to model gate charge characteristics while avoiding convergence problems of switched C_{gd} model. Model parameter values are optimized to provide a best fit to measure electrical data and are not intended as an exact physical description of a device.

Model Sub-circuit



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.



SPICE Device Model Si5513DC

Model Evaluation

N- and P- Channel Device ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Conditions		Typical	Unit	
Static						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA V _{DS} = V _{GS} , I _D = -250μA	N-Ch P-Ch	1.02 1.02	V	
On-State Drain Current ^a	I _{D(on)}	V _{DS} ≥ 5V, V _{GS} = 4.5V V _{DS} ≤ -5V, V _{GS} = -4.5V	N-Ch P-Ch	32 20	A	
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = 4.5V, I _D = 3.1A V _{GS} = -4.5V, I _D = -2.1A V _{GS} = 2.5V, I _D = 2.3A V _{GS} = -2.5V, I _D = -1.7A	N-Ch P-Ch N-Ch P-Ch	0.065 0.133 0.110 0.216	Ω	
Forward Transconductance ^a	g _{fs}	V _{DS} = 10V, I _D = 3.1A V _{DS} = -10V, I _D = -2.1A	N-Ch P-Ch	7 5	S	
Diode Forward Voltage ^a	V _{SD}	I _S = 0.9A, V _{GS} = 0V I _S = -0.9A, V _{GS} = 0V	N-Ch P-Ch	0.80 -0.80	V	
Dynamic ^b						
Total Gate Charge	Q _g	N-Channel V _{DS} = 10V, V _{GS} = 4.5V , I _D = 3.1A P-Channel V _{DS} = -10V, V _{GS} = -4.5V, I _D = -2.1A	N-Ch P-Ch N-Ch P-Ch	3.2 3 0.60 0.90	nC	
	Q _{gs}					
Gate-Source Charge						
Gate-Drain Charge	Q _{gd}			1.3 0.60		
Turn-On Delay Time	t _{d(on)}		N-Channel V _{DD} = 10V, R _L = 10Ω I _D ≅ 1A, V _{GEN} = 4.5V, R _G = 6Ω P-Channel V _{DD} = -10V, R _L = 10Ω I _D ≅ -1A, V _{GEN} = -4.5V, R _G = 6Ω	N-Ch P-Ch N-Ch P-Ch	11 16 14 19	μs
Rise Time	t _r					
Turn-Off Delay Time	t _{d(off)}			16 22		
Fall Time	t _f			20 25		
Source-Drain Reverse Recovery Time	t _r	I _F = 0.9A, di/dt=100A/μs I _F = -0.9A, di/dt=100A/μs		N-Ch P-Ch	40 36	ns

Notes:

- a) Pulse test; pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- b) Guaranteed by design, not subject to production testing







Comparison of Model with Measured Data

N-Channel MOSFET



SPICE Device Model Si5513DC

($T_J=25^\circ\text{C}$ Unless Otherwise Noted)





SPICE Device Model Si5513DC

P-CHANNEL MOSFET

