SPICE Device Model Si1410EDH



N-Channel 20-V (D-S) MOSFET with Copper Leadframe


Characteristics

- N-channel Vertical DMOS
- Macro-Model (Sub-circuit)
- Level 3 MOS
- Applicable for Both Linear and Switch Mode
- Applicable Over a -55 to 125°C Temperature Range
- Models Gate Charge, Transient, and Diode Reverse Recovery Characteristics

Description

The attached SPICE Model describes typical electrical characteristics of the n-channel vertical DMOS. The sub-circuit model was extracted and optimized over a -55°C to 125°C temperature range under pulse conditions for 0 to 5 volts gate drives. Saturated output impedance model accuracy has been maximized for gate biases near threshold voltage. A novel gate-to-drain

feedback capacitor network is used to model gate charge characteristics while avoiding convergence problems of switched $C_{\rm gd}$ model. Model parameter values are optimized to provide a best fit to measure electrical data and are not intended as an exact physical description of a device.



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Siliconix 4/13/01 Document: 71501

SPICE Device Model Si1410EDH



N-Channel Device (T_J=25°C Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static Data Data					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$	0.56		V
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} = 5V, V_{GS} = 4.5V$	77		A
Drain-Source On-State Resistance ^a	r _{DS(on)}	$V_{GS} = 4.5V, I_D = 3.7A$	0.055	0.055	
		$V_{GS} = 2.5 \text{V}, I_D = 3.4 \text{A}$	0.067	0.065	Ω
		$V_{GS} = 1.8 \text{V}, I_D = 1.7 \text{A}$	0.082	0.080	
Forward Transconductance ^a	g_{fs}	$V_{DS} = 10V, I_D = 3.7A$	11	10	S
Diode Forward Voltage ^a	V_{SD}	$I_{S} = 1.4A, V_{GS} = 0V$	0.75	0.75	V
Dynamic ^b					
Total Gate Charge	Q_{g}		5.4	5.6	
Gate-Source Charge	Q_{gs}	$V_{DS} = 10V$,	0.75	0.75	nC
_		$V_{GS} = 4.5V, I_D = 3.7A$			
Gate-Drain Charge	Q_{gd}		1.10	1.10	
Turn-On Delay Time	$t_{d(on)}$		0.97	0.15	
Rise Time	t _r	$V_{DD} = 10V, R_L = 10\Omega,$	2.6	0.4	
Turn-Off Delay Time	$t_{d(off)}$	$I_{\rm D} \cong 1 {\rm A}, V_{\rm GEN} = 4.5 {\rm V},$	2.5	1.9	ns
		$R_G = 6\Omega$			
Fall Time	t_{f}]	2.8	1.2	

Notes:

a) Pulse test; pulse width $\leq 300~\mu s,\,duty~cycle \leq 2\%$

b) Guaranteed by design, not subject to production testing

Siliconix 4/13/01 Document: 71501


iliconix


2


SPICE Device Model Si1410EDH





Comparison of Model with Measured Data (T_J=25°C Unless Otherwise Noted)














Siliconix 4/13/01 Document: 71501