

8M X 64 Bits (64MB) 144-Pin Flash SO-DIMM (3.3V Only)

FEATURES

- Access Time of 120ns
- TTL compatible inputs and outputs
- 3.3V only power supply
- JEDEC standard components
- Tin (option "T") or gold (option "G") edge connectors
- Three power on reset options
 - No power on reset: /RST tied to V_{CC} (Option "V")
 - Power on reset: /RST tied to power supervisor circuit (Option "R")
 - System control of power on reset: /RST tied to pin 118 (Option "S")
- Intel Part Number RC28F640J3A flash memory components
- Minimum 6,400,000 total write/erase cycles

GENERAL DESCRIPTION


This SiliconTech product is a 8M x 64 bits flash Small Outline Dual In-line Memory Module (SO-DIMM). This module consists of eight 8M x 8 bits CMOS flash memory in Easy BGA packages mounted on a 144-pin glass epoxy substrate. Decoupling capacitors of 0.1μF are also mounted.

Option "T" provides tin edge connectors and option "G" provides gold edge connectors. Option "R" provides power on reset through a power supervisor circuit; option "S" provides system control of power on reset by connecting the reset signals to Pin 118; and, option "V" provides no power on reset.

The module is intended for mounting into 144-pin SO-DIMM edge connector sockets keyed for 3.3V power supply. The module uses the standard programming algorithms for Intel RC28F640J3A StrataFlash memory components.

[†] "Advanced" indicates that this product is in design engineering and that it may or may not be moved into production. Parameters may change.

PACKAGE DIMENSIONS



TOLERANCES: ±0.005 UNLESS OTHERWISE SPECIFIED

897

PIN CONFIGURATION

Pin Symbols

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{SS}	21	V _{SS}	41	DQ ₁₀	61	A ₁₅	81	V _{DD}	101	V _{DD}	121	DQ ₂₄	141	PD ₁
2	V _{SS}	22	V _{SS}	42	DQ ₄₂	62	A ₁₈	82	V _{DD}	102	V _{DD}	122	DQ ₅₆	142	3/5*
3	DQ ₀	23	/OE ₀	43	DQ ₁₁	63	V _{DD}	83	DQ ₁₆	103	A ₆	123	DQ ₂₅	143	V _{DD}
4	DQ ₃₂	24	/OE ₂	44	DQ ₄₃	64	V _{DD}	84	DQ ₄₈	104	A ₇	124	DQ ₅₇	144	V _{DD}
5	DQ ₁	25	/WE ₀	45	V _{DD}	65	A ₁₆	85	DQ ₁₇	105	A ₈	125	DQ ₂₆		
6	DQ ₃₃	26	/WE ₂	46	V _{DD}	66	A ₁₉	86	DQ ₄₉	106	A ₁₁	126	DQ ₅₈		
7	DQ ₂	27	V _{DD}	47	DQ ₁₂	67	A ₂₃ **	87	DQ ₁₈	107	V _{SS}	127	DQ ₂₇		
8	DQ ₃₄	28	V _{DD}	48	DQ ₄₄	68	A ₂₀	88	DQ ₅₀	108	V _{SS}	128	DQ ₅₉		
9	DQ ₃	29	A ₀	49	DQ ₁₃	69	/CE ₀	89	DQ ₁₉	109	A ₉	129	V _{DD}		
10	DQ ₃₅	30	A ₃	50	DQ ₄₅	70	/CE ₁ *	90	DQ ₅₁	110	A ₁₂	130	V _{DD}		
11	V _{DD}	31	A ₁	51	DQ ₁₄	71	A ₂₅ ****	91	V _{SS}	111	A ₁₀	131	DQ ₂₈		
12	V _{DD}	32	A ₄	52	DQ ₄₆	72	V _{PP} *	92	V _{SS}	112	A ₁₃	132	DQ ₆₀		
13	DQ ₄	33	A ₂	53	DQ ₁₅	73	A ₂₄ ***	93	DQ ₂₀	113	V _{DD}	133	DQ ₂₉		
14	DQ ₃₆	34	A ₅	54	DQ ₄₇	74	A ₂₂	94	DQ ₅₂	114	V _{DD}	134	DQ ₆₁		
15	DQ ₅	35	V _{SS}	55	V _{SS}	75	V _{SS}	95	DQ ₂₁	115	/OE ₁	135	DQ ₃₀		
16	DQ ₃₇	36	V _{SS}	56	V _{SS}	76	V _{SS}	96	DQ ₅₃	116	/OE ₃	136	DQ ₆₂		
17	DQ ₆	37	DQ ₈	57	/RST	77	A ₂₁	97	DQ ₂₂	117	/WE ₁	137	DQ ₃₁		
18	DQ ₃₈	38	DQ ₄₀	58	/WP*	78	PD ₂	98	DQ ₅₄	118	/WE ₃	138	DQ ₆₃		
19	DQ ₇	39	DQ ₉	59	A ₁₄	79	RY/BY*	99	DQ ₂₃	119	V _{SS}	139	V _{SS}		
20	DQ ₃₉	40	DQ ₄₁	60	A ₁₇	80	PD ₃	100	DQ ₅₅	120	V _{SS}	140	V _{SS}		

* No Connection (Not Used).

** Address A₂₃ is only valid on 128-Mbit densities and above, otherwise, it is a no connect.

*** Address A₂₄ is only valid on 256-Mbit densities and above, otherwise, it is a no connect.

**** Address A₂₅ is only valid on 512-Mbit densities. A₂₅ is pre-assigned to pin 71. A₂₅ is not yet defined on the StrataFlash BGA per Intel; therefore, A₂₅ is added to this specification only, and is not yet routed on the PCB.

Pin Functions

Pin Symbol	Pin Function
A ₀ -A ₂₃	Address Inputs
DQ ₀ -DQ ₆₃	Data In/Out
/CE ₀	Chip Enable
/WE ₀ -/WE ₃	Write Enable
/OE ₀ -/OE ₃	Output Enable
PD ₁ -PD ₃	Presence Detect
/RST	Reset
V _{DD}	Power (+3.3V)
V _{SS}	Ground


Presence Detect Pins*

Module Capacity	Chip Used	Max. Access	Pin Symbol		
			PD ₁	PD ₂	PD ₃
64 MB	28F640J3A	120 ns	TBD	TBD	TBD



1=Open Circuit (No Connection)
0=Connected to V_{SS}

* Pin Connection Changing Available.

Pin Locations



FUNCTIONAL BLOCK DIAGRAM



NOTE: /RST optionally tied to VDD, pin 118 of module edge connector, or a power supervisor circuit.

/BYTE of all flash memory components is tied to VSS.

STS of all flash memory components is tied to VDD through a pull-up resistor.

/CE0, /CE1, and /CE2 of all flash memory components are tied together.

VPEN of all flash memory is tied to VDD.