

32M X 36 Bits DRAM 72-Pin SIMM with Extended Data Out (EDO) and Parity

FEATURES

- Performance range:

tRAC	tCAC	tRC	tHPC
60ns	15ns	104ns	25ns

- Extended Data Out (EDO) operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- TTL compatible inputs and outputs
- +5V $\pm$ 10% power supply
- 4096 cycles/64ms refresh
- JEDEC standard pinout
- Parity
- Gold or tin edge connections

PIN CONFIGURATION

Pin Symbols

Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VSS	25	DQ24	49	DQ9
2	DQ0	26	DQ7	50	DQ27
3	DQ18	27	DQ25	51	DQ10
4	DQ1	28	A7	52	DQ28
5	DQ19	29	A11	53	DQ11
6	DQ2	30	VCC	54	DQ29
7	DQ20	31	A8	55	DQ12
8	DQ3	32	A9	56	DQ30
9	DQ21	33	$\overline{\text{RAS}}_3$	57	DQ13
10	VCC	34	$\overline{\text{RAS}}_2$	58	DQ31
11	NC	35	DQ26	59	VCC
12	A0	36	DQ8	60	DQ32
13	A1	37	DQ17	61	DQ14
14	A2	38	DQ35	62	DQ33
15	A3	39	VSS	63	DQ15
16	A4	40	$\overline{\text{CAS}}_0$	64	DQ34
17	A5	41	$\overline{\text{CAS}}_2$	65	DQ16
18	A6	42	$\overline{\text{CAS}}_3$	66	NC
19	A10	43	$\overline{\text{CAS}}_1$	67	PD1
20	DQ4	44	$\overline{\text{RAS}}_0$	68	PD2
21	DQ22	45	$\overline{\text{RAS}}_1$	69	PD3
22	DQ5	46	NC	70	PD4
23	DQ23	47	$\overline{\text{W}}$	71	NC
24	DQ6	48	NC	72	VSS

GENERAL DESCRIPTION


The SiliconTech SL36(S/T)8L32M4K-A60C is a 32M x 36 bits Dynamic RAM (DRAM) Single In-line Memory Module (SIMM). The module consists of eight 16M x 8 bits and four 32M x 4 bits IC Towers. Each IC tower consists of two CMOS 16M x 4 bits 3.3V DRAMs in 32-pin 400-mil TSOP-II packages. The SiliconTech IC Tower stacking technology is patented with Patent Number 5,514,907. The parity DRAMs use only one of the available four DQs.

A 5V to 3.3V voltage converter converts the 5V power supply from the host to 3.3V for the data DRAMs. Bus switches switch the signal voltages from 5V on the host side to 3.3V on the data DRAMs side.

The components are mounted on a 72-pin glass epoxy substrate. Decoupling capacitors of 0.1 μ F are also mounted.

The SL36S8L32M4K-A60C has gold edge connections. The SL36T8L32M4K-A60C has tin edge connections. The module is intended for mounting into 72-pin SIMM edge connector sockets with 5V power supply and the same lead, i.e. gold or tin.

Pin Locations



Pin Functions


Pin Symbol	Pin Function
A0-A11	Address Inputs
DQ0-DQ35	Data In/Out
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{RAS}}_0$ - $\overline{\text{RAS}}_3$	Row Address Strobe
$\overline{\text{CAS}}_0$ - $\overline{\text{CAS}}_3$	Column Address Strobe
PD1-PD5	Presence Detect
VCC	Power (+5V)
VSS	Ground
NC	No Connection

Presence Detect Pins*

For 32M x 36 Bits and 60ns:
PD1= NC
PD2= VSS
PD3= NC
PD4= NC
PD5= NC

* Pin Connection Changing Available


FUNCTIONAL BLOCK DIAGRAM



NOTE: DQ2-DQ4 of the parity DRAMs are not connected. Boxed pairs of DRAMs are stacked into an IC Tower.

PACKAGE DIMENSIONS

Units: Inches



883

TOLERANCES: ± 0.005 UNLESS OTHERWISE SPECIFIED