

512K X 36 Bits (2MB) Flow-Through Synchronous SRAM 144-Pin SO-DIMM

FEATURES


- Performance range:
8.5ns up to 87MHz clock frequency
- +3.3V $\pm$ 0.3V power supply
- Byte write capability
- LVTLL compatible inputs and outputs
- 144-Pin SO-DIMM gold edge connectors

GENERAL DESCRIPTION

The SiliconTech SL936512K2M-09DFVG is a 512K x 36 bits synchronous Static RAM (SRAM) 144-Pin Small Outline Dual In-line Memory Module (SO-DIMM). The module consists of four 256K x 18 bits SRAM memory components in 100-pin TQFP packages mounted on a 144-pin glass epoxy substrate. Decoupling capacitors are also mounted. The module is intended for mounting into 144-pin SO-DIMM sockets keyed for 3.3V power supply.

PACKAGE DIMENSIONS

Units: Inches



TOLERANCES: $\pm$ 0.005 UNLESS OTHERWISE SPECIFIED

TBD

PIN CONFIGURATION


Pin Symbols

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VSS	21	A10	41	$\overline{CS}_0$	61	VCC	81	$\overline{WE}$	101	VSS	121	CLK3	141	DP2
2	VSS	22	A11	42	$\overline{OE}_0$	62	VCC	82	$\overline{ADS}$	102	VSS	122	CLK2	142	DP3
3	A0	23	NC	43	VSS	63	DQ8	83	NC	103	$\overline{BW}_2$	123	VSS	143	VSS
4	A1	24	NC	44	VSS	64	DQ9	84	NC	104	$\overline{BW}_3$	124	VSS	144	VSS
5	A2	25	VCC	45	CLK1	65	DQ10	85	VCC	105	$\overline{CS}_1$	125	DQ20		
6	A3	26	VCC	46	CLK0	66	DQ11	86	VCC	106	$\overline{OE}_1$	126	DQ21		
7	A4	27	A12	47	VSS	67	VSS	87	NC	107	VCC	127	VSS		
8	A5	28	A13	48	VSS	68	VSS	88	NC	108	VCC	128	VSS		
9	VCC	29	A14	49	DQ0	69	DQ12	89	NC	109	DQ16	129	DQ22		
10	VCC	30	A15	50	DQ1	70	DQ13	90	NC	110	DQ17	130	DQ23		
11	RFU	31	A16	51	VCC	71	DQ14	91	NC	111	DQ18	131	DQ24		
12	RFU	32	A17	52	VCC	72	DQ15	92	NC	112	DQ19	132	DQ25		
13	RFU	33	VSS	53	DQ2	73	DP0	93	VCC	113	NC	133	DQ26		
14	RFU	34	VSS	54	DQ3	74	DP1	94	VCC	114	NC	134	DQ27		
15	VSS	35	PD1	55	DQ4	75	RFU	95	NC	115	NC	135	DQ28		
16	VSS	36	PD2	56	DQ5	76	RFU	96	NC	116	NC	136	DQ29		
17	A6	37	VSS	57	DQ6	77	RFU	97	NC	117	NC	137	VCC		
18	A7	38	VSS	58	DQ7	78	RFU	98	NC	118	NC	138	VCC		
19	A8	39	$\overline{BW}_0$	59	VSS	79	VSS	99	NC	119	VSS	139	DQ30		
20	A9	40	$\overline{BW}_1$	60	VSS	80	VSS	100	NC	120	VSS	140	DQ31		

Pin Functions

Pin Name	Pin Function
A0-A17	Address Inputs
DQ0-DQ31	Data Inputs/Outputs
DP0-DP3	Data Parity I/O
$\overline{CS}_0$, $\overline{CS}_1$	Chip Select Inputs
$\overline{OE}_0$, $\overline{OE}_1$	Output Enable Inputs
$\overline{BW}_0$ - $\overline{BW}_3$	Write Enable Inputs
CLK0-CLK3	Clock Inputs
$\overline{ADS}$	Address Status Inputs
$\overline{WE}$	Global Write Inputs
PD1, PD2	Presence Detect Outputs
VCC	Power (+3.3V)
VSS	Ground
NC	No Connection
RFU	Reserved for Future Use

Pin Locations



Presence Detect Pins

PD₁=NC, PD₂=NC

FUNCTIONAL BLOCK DIAGRAM

