

16M X 72 Bit DRAM DIMM with EDO and ECC Optimized

FEATURES

- Performance range:

tRAC	tCAC	tRC	tHPC
50ns	18ns	90ns	25ns

- Extended Data Out (EDO) Mode operation
- $\overline{\text{CAS}}$ -before-RAS refresh capability
- $\overline{\text{RAS}}$ -only refresh capability
- LVTTL compatible inputs and outputs
- +3.3V $\pm$ 0.3V power supply
- 4096 cycles/64ms refresh
- JEDEC standard pinout
- ECC Optimized
- Gold edge connectors
- NEC μ PD4265405G5-A50 DRAM components

GENERAL DESCRIPTION

The SiliconTech SL72B4C16M4F-B50VI is an 16M x 72 bit Dynamic RAM (DRAM) Dual In-line Memory Module (DIMM). The module consists of eighteen 16M x 4 bit DRAMs in 400-mil 32-pin TSOP II packages. The DRAMs are mounted on a 168-pin glass epoxy substrate. Decoupling capacitors of 0.1 μ F are mounted for the DRAMs. Selected inputs and outputs are buffered for improved performance and easier memory subsystem design.

The module is intended for mounting into 168-pin edge connector sockets keyed for 3.3V power supply and buffered signals.

PIN CONFIGURATION


Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VSS	25	NC	49	VCC	73	VCC	97	DQ45	121	A9	145	NC
2	DQ0	26	VCC	50	NC	74	DQ32	98	DQ46	122	A11	146	NC
3	DQ1	27	$\overline{\text{WE}}_0$	51	NC	75	DQ33	99	DQ47	123	NC	147	NC
4	DQ2	28	$\overline{\text{CAS}}_0$	52	DQ18	76	DQ34	100	DQ48	124	VCC	148	NC
5	DQ3	29	NC	53	DQ19	77	PQ35	101	DQ49	125	NC	149	DQ61
6	VCC	30	$\overline{\text{RAS}}_0$	54	VSS	78	VSS	102	VCC	126	B0	150	DQ62
7	DQ4	31	$\overline{\text{OE}}_0$	55	DQ20	79	PD1	103	DQ50	127	VSS	151	DQ63
8	DQ5	32	VSS	56	DQ21	80	PD3	104	DQ51	128	NC	152	VSS
9	DQ6	33	A0	57	DQ22	81	PD5	105	DQ52	129	$\overline{\text{RAS}}_3^*$	153	DQ64
10	DQ7	34	A2	58	DQ23	82	PD7	106	DQ53	130	$\overline{\text{CAS}}_5^*$	154	DQ65
11	DQ8	35	A4	59	VCC	83	ID0	107	VSS	131	NC	155	DQ66
12	VSS	36	A6	60	DQ24	84	VCC	108	NC	132	$\overline{\text{PDE}}$	156	DQ67
13	DQ9	37	A8	61	NC	85	VSS	109	NC	133	VCC	157	VCC
14	DQ10	38	A10	62	NC	86	DQ36	110	VCC	134	NC	158	DQ68
15	DQ11	39	NC	63	NC	87	DQ37	111	NC	135	NC	159	DQ69
16	DQ12	40	VCC	64	NC	88	DQ38	112	$\overline{\text{CAS}}_1^*$	136	DQ54	160	DQ70
17	DQ13	41	NC	65	DQ25	89	DQ39	113	NC	137	DQ55	161	DQ71
18	VCC	42	NC	66	DQ26	90	VCC	114	$\overline{\text{RAS}}_1^*$	138	VSS	162	VSS
19	DQ14	43	VSS	67	DQ27	91	DQ40	115	NC	139	DQ56	163	PD2
20	DQ15	44	$\overline{\text{OE}}_2$	68	VSS	92	DQ41	116	VSS	140	DQ57	164	PD4
21	DQ16	45	$\overline{\text{RAS}}_2$	69	DQ28	93	DQ42	117	A1	141	DQ58	165	PD6
22	DQ17	46	$\overline{\text{CAS}}_4$	70	DQ29	94	DQ43	118	A3	142	DQ59	166	PD8
23	VSS	47	NC	71	DQ30	95	DQ44	119	A5	143	VCC	167	ID1
24	NC	48	$\overline{\text{WE}}_2$	72	DQ31	96	VSS	120	A7	144	DQ60	168	VCC

*Not used in this module


continued on the next page

PIN CONFIGURATION (continued)


Pin Names		Presence Detect
Pin Name	Pin Function	For 16Mx72 Configuration with 16M x 4 Bits, EDO, and 4K Refresh DRAM components: PD1=NC, PD2=NC, PD3=NC, PD4=NC
A0, B0, A1-A11	Address Inputs (Buffered)	For EDO: PD5=NC
DQ0-DQ71	Data In/Out	For 50ns: PD6=VSS, PD7=VSS
$\overline{WE}_0, \overline{WE}_2$	Read/Write Input (Buffered)	For ECC: PD8=VSS
$\overline{OE}_0, \overline{OE}_2$	Output Enable (Buffered)	For x72 ECC: ID0 =VSS
$\overline{RAS}_0, \overline{RAS}_2$	Row Address Strobe	For Normal Refresh Mode: ID1=VSS
$\overline{CAS}_0, \overline{CAS}_4$	Column Addr. Strobe (Buffered)	
PD1-PD8	Presence Detect (Buffered)	
$\overline{PDE}$	Presence Detect Enable	
ID0-ID1	ID Bits	
VCC	Power (+3.3V)	
VSS	Ground	
NC	No Connection	



FUNCTIONAL BLOCK DIAGRAM



PACKAGE DIMENSIONS



720A

TOLERANCES: ± 0.005 UNLESS OTHERWISE SPECIFIED