

16M X 32 Bits DRAM SO-DIMM with Extended Data Out (EDO)

FEATURES

- Performance range:

	t _{RAC}	t _{CAC}	t _{RC}	t _{HPC}
SL...A50V	50ns	13ns	84ns	20ns
SL...A60V	60ns	15ns	104ns	25ns

- EDO Mode operation called hyper page mode
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- LVTTL compatible inputs and outputs
- +3.3V $\pm$ 0.3V power supply
- 4096 cycles/64ms refresh
- JEDEC standard pinout
- Gold edge connectors

GENERAL DESCRIPTION

The SiliconTech SL32D4C16M4E-AxxV is a 16M x 32 bits Dynamic RAM memory module. The SL32D4C16M4E-AxxV consists of eight CMOS 16M x 4 bits DRAMs in 32-pin 400-mil TSOP-II packages mounted on a 72-pin glass epoxy substrate. Decoupling capacitors of 0.1 μ F are mounted for the DRAMs.

The SL32D4C16M4E-AxxV is a Small Outline Dual In-line Memory Module (SO-DIMM) intended for mounting into 72-pin SO-DIMM edge connector sockets keyed for 3.3V power supply.

The SL32D4C16M4E-A50V has a t_{RAC}=50ns and the SL32D4C16M4E-A60V has a t_{RAC}=60ns.

PIN CONFIGURATION

Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{SS}	25	DQ ₁₂	49	DQ ₁₈
2	DQ ₀	26	DQ ₁₃	50	DQ ₁₉
3	DQ ₁	27	DQ ₁₄	51	DQ ₂₀
4	DQ ₂	28	A ₇	52	DQ ₂₁
5	DQ ₃	29	A ₁₁	53	DQ ₂₂
6	DQ ₄	30	V _{CC}	54	DQ ₂₃
7	DQ ₅	31	A ₈	55	NC
8	DQ ₆	32	A ₉	56	DQ ₂₄
9	DQ ₇	33	NC	57	DQ ₂₅
10	V _{CC}	34	$\overline{\text{RAS}}$ ₂	58	DQ ₂₆
11	PD ₁	35	DQ ₁₅	59	DQ ₂₈
12	A ₀	36	NC	60	DQ ₂₇
13	A ₁	37	DQ ₁₆	61	V _{CC}
14	A ₂	38	DQ ₁₇	62	DQ ₂₉
15	A ₃	39	V _{SS}	63	DQ ₃₀
16	A ₄	40	$\overline{\text{CAS}}$ ₀	64	DQ ₃₁
17	A ₅	41	$\overline{\text{CAS}}$ ₂	65	NC
18	A ₆	42	$\overline{\text{CAS}}$ ₃	66	PD ₂
19	A ₁₀	43	$\overline{\text{CAS}}$ ₁	67	PD ₃
20	NC	44	$\overline{\text{RAS}}$ ₀	68	PD ₄
21	DQ ₈	45	NC	69	PD ₅
22	DQ ₉	46	NC	70	PD ₆
23	DQ ₁₀	47	$\overline{\text{W}}$	71	PD ₇
24	DQ ₁₁	48	NC	72	V _{SS}

Pin Names

Pin Name	Pin Function
A ₀ -A ₁₁	Address Inputs
DQ ₀ -DQ ₃₁	Data In/Out
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{RAS}}$ ₀ , $\overline{\text{RAS}}$ ₂	Row Address Strobe
$\overline{\text{CAS}}$ ₀ - $\overline{\text{CAS}}$ ₃	Column Address Strobe
PD ₁ -PD ₇	Presence Detect
V _{CC}	Power (+3.3V)
V _{SS}	Ground
NC	No Connection

Presence Detect Pins


For 16Mx32 Bits Configuration with 16Mx4 Bits DRAM Components:
PD₁=V_{SS}, PD₂=NC, PD₃=NC, PD₄=NC

Speed 50ns:
PD₅=V_{SS}, PD₆=V_{SS}


Speed 60ns:
PD₅=NC, PD₆=NC

Normal Refresh:
PD₇=NC


Odd numbered pins from pin 1 to pin 71 on front




Even numbered pins from pin 2 to pin 72 on back



FUNCTIONAL BLOCK DIAGRAM



PACKAGE DIMENSIONS



674A