

4M X 36 Bits DRAM 72-Pin SIMM with Extended Data Out (EDO) and ECC

FEATURES

- Performance range:

t_{RAC}	t_{CAC}	t_{RC}	t_{HPC}
60ns	15ns	104ns	25ns

- EDO Mode operation
- $\overline{CAS}$ -before- $\overline{RAS}$ refresh capability
- $\overline{RAS}$ -only and Hidden refresh capability
- TTL compatible inputs and outputs
- +5V $\pm$ 10% power supply
- 2048 cycles/32ms refresh
- Four $\overline{CAS}$ ECC pinout
- Gold or Tin edge connections

PIN CONFIGURATION

Pin Symbols


Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VSS	25	DQ24	49	DQ9
2	DQ0	26	DQ7	50	DQ27
3	DQ18	27	DQ25	51	DQ10
4	DQ1	28	A7	52	DQ28
5	DQ19	29	NC	53	DQ11
6	DQ2	30	VCC	54	DQ29
7	DQ20	31	A8	55	DQ12
8	DQ3	32	A9	56	DQ30
9	DQ21	33	NC	57	DQ13
10	VCC	34	$\overline{RAS}_2$	58	DQ31
11	NC	35	PQ26	59	VCC
12	A0	36	PQ8	60	DQ32
13	A1	37	PQ17	61	DQ14
14	A2	38	PQ35	62	DQ33
15	A3	39	VSS	63	DQ15
16	A4	40	$\overline{CAS}_0$	64	DQ34
17	A5	41	$\overline{CAS}_2$	65	DQ16
18	A6	42	$\overline{CAS}_3$	66	NC
19	A10	43	$\overline{CAS}_1$	67	PD1
20	DQ4	44	$\overline{RAS}_0$	68	PD2
21	DQ22	45	NC	69	PD3
22	DQ5	46	NC	70	PD4
23	DQ23	47	$\overline{W}$	71	NC
24	DQ6	48	NC	72	VSS

GENERAL DESCRIPTION

The SiliconTech SL36(S/T)4B4M2F-A60 is a 4M x 36 bits Dynamic RAM (DRAM) Single In-line Memory Module (SIMM). The module consists of nine CMOS 4M x 4 bits DRAMs in 24-pin 300-mil SOJ packages mounted on a 72-pin glass epoxy substrate. Decoupling capacitors of 0.1 μ F are also mounted.

The SL36T4B4M2F-A60 has tin edge connectors and the SL36S4B4M2F-A60 has gold edge connectors. The module is intended for mounting into 72-pin SIMM edge connector sockets with the same lead, i.e. tin or gold. The module is for use in computers using ECC without single-byte accesses.

Pin Locations



Pin Functions


Pin Symbol	Pin Function
A0-A10	Address Inputs
DQ _x	Data In/Out
PQ8,17,26,35	ECC In/Out
$\overline{W}$	Read/Write Input
$\overline{RAS}_0, \overline{RAS}_2$	Row Address Strobe
$\overline{CAS}_0, \overline{CAS}_3$	Column Address Strobe
PD1-PD4	Presence Detect
VCC	Power (+5V)
VSS	Ground
NC	No Connection

Presence Detect Pins*


For 4Mx36 Bits Parity:
PD1=VSS
PD2=NC
PD3=NC
PD4=NC

* Pin Connection Changing Available

FUNCTIONAL BLOCK DIAGRAM



PACKAGE DIMENSIONS



TOLERANCES: ±0.005 UNLESS OTHERWISE SPECIFIED

514A