

32M X 32 Bits DRAM 72-Pin SIMM with Extended Data Out (EDO)

FEATURES

- Performance range:

t_{RAC}	t_{CAC}	t_{RC}	t_{HPC}
60ns	15ns	104ns	25ns

- Extended Data Out (EDO) operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- TTL compatible inputs and outputs
- +5V $\pm$ 10% power supply
- 4096 cycles/64ms refresh
- JEDEC standard pinout
- Gold or tin edge connections

GENERAL DESCRIPTION

The SiliconTech SL32(S/T)4C32M4E-A60C is a 32M x 32 bits Dynamic RAM (DRAM) Single In-line Memory Module (SIMM). The module consists of sixteen CMOS 16M x 4 bits 3.3V DRAMs in 32-pin 400-mil TSOP-II packages.


A 5V to 3.3V voltage converter converts the 5V power supply from the host to 3.3V for the data DRAMs. Bus switches switch the signal voltages from 5V on the host side to 3.3V on the data DRAMs side.

The components are mounted on a 72-pin glass epoxy substrate. Decoupling capacitors of 0.1 μ F are also mounted.

The SL32S4C32M4E-A60C has gold edge connections. The SL32T4C32M4E-A60C has tin edge connections. The module is intended for mounting into 72-pin SIMM edge connector sockets with 5V power supply and the same lead, i.e. gold or tin.

PIN CONFIGURATION

Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{SS}	25	DQ ₂₂	49	DQ ₈
2	DQ ₀	26	DQ ₇	50	DQ ₂₄
3	DQ ₁₆	27	DQ ₂₃	51	DQ ₉
4	DQ ₁	28	A ₇	52	DQ ₂₅
5	DQ ₁₇	29	A ₁₁	53	DQ ₁₀
6	DQ ₂	30	V _{CC}	54	DQ ₂₆
7	DQ ₁₈	31	A ₈	55	DQ ₁₁
8	DQ ₃	32	A ₉	56	DQ ₂₇
9	DQ ₁₉	33	$\overline{\text{RAS}}_3$	57	DQ ₁₂
10	V _{CC}	34	$\overline{\text{RAS}}_2$	58	DQ ₂₈
11	PD ₅	35	NC	59	V _{CC}
12	A ₀	36	NC	60	DQ ₂₉
13	A ₁	37	NC	61	DQ ₁₃
14	A ₂	38	NC	62	DQ ₃₀
15	A ₃	39	V _{SS}	63	DQ ₁₄
16	A ₄	40	$\overline{\text{CAS}}_0$	64	DQ ₃₁
17	A ₅	41	$\overline{\text{CAS}}_2$	65	DQ ₁₅
18	A ₆	42	$\overline{\text{CAS}}_3$	66	NC
19	A ₁₀	43	$\overline{\text{CAS}}_1$	67	PD ₁
20	DQ ₄	44	$\overline{\text{RAS}}_0$	68	PD ₂
21	DQ ₂₀	45	$\overline{\text{RAS}}_1$	69	PD ₃
22	DQ ₅	46	NC	70	PD ₄
23	DQ ₂₁	47	$\overline{\text{W}}$	71	NC
24	DQ ₆	48	NC	72	V _{SS}



Pin Names


Pin Name	Pin Function
A ₀ -A ₁₁	Address Inputs
DQ ₀ -DQ ₃₁	Data In/Out
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{RAS}}_0$ - $\overline{\text{RAS}}_3$	Row Address Strobe
$\overline{\text{CAS}}_0$ - $\overline{\text{CAS}}_3$	Column Address Strobe
PD ₁ -PD ₅	Presence Detect
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

Presence Detect Pins*


For 32M x 32 Bits and 60ns:
PD ₁ = NC
PD ₂ = V _{SS}
PD ₃ = NC
PD ₄ = NC
PD ₅ = NC

* Pin Connection Changing Available

FUNCTIONAL BLOCK DIAGRAM



PACKAGE DIMENSIONS



472B