

4M X 64 Bits SDRAM 168-Pin Unbuffered DIMM (PC66)

FEATURES

- Maximum frequency=100MHz (t_{CYC}=10ns)
- Burst Mode Operation
- Auto and self refresh capability (4096 cycles/64ms refresh)
- LVTTTL compatible inputs and outputs
- +3.3V $\pm$ 0.3V power supply
- MRS cycle with address key programs
 - Latency (access from column address)
 - Burst Length (1, 2, 4, 8, and full page)
 - Data scramble (sequential and interleave)
- All inputs are sampled at the positive going edge of the system clock
- JEDEC standard
- Serial Presence Detect with EEPROM

GENERAL DESCRIPTION

The SiliconTech SL64U6D4M4G-A10V is a 4M x 64 bits Synchronous Dynamic RAM (SDRAM) Dual In-line Memory Module (DIMM). This module consists of four CMOS 1M x 16 bits x 4 banks SDRAMs in 54-pin 400-mil TSOP-II packages mounted on a 168-pin glass epoxy substrate. A serial EEPROM using the two pin I²C protocol is also mounted to provide for the Serial Presence Detects (SPD). Decoupling capacitors of 0.1 μ F are mounted.

The module has gold edge connections and is intended for mounting into 168-pin DIMM edge connector sockets keyed for unbuffered signals and 3.3V power supply.

PIN CONFIGURATION

Pin Symbols

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{SS}	25	NC	49	V _{DD}	73	V _{DD}	97	DQ41	121	A ₉	145	NC
2	DQ ₀	26	V _{DD}	50	NC	74	DQ28	98	DQ42	122	BA ₀	146	VREF*
3	DQ ₁	27	$\overline{WE}$	51	NC	75	DQ29	99	DQ43	123	A ₁₁	147	NC
4	DQ ₂	28	DQM ₀	52	CB ₂ *	76	DQ30	100	DQ44	124	V _{DD}	148	V _{SS}
5	DQ ₃	29	DQM ₁	53	CB ₃ *	77	DQ31	101	DQ45	125	CLK ₁	149	DQ53
6	V _{DD}	30	$\overline{CS}_0$	54	V _{SS}	78	V _{SS}	102	V _{DD}	126	A ₁₂ *	150	DQ54
7	DQ ₄	31	DU	55	DQ16	79	CLK ₂ **	103	DQ46	127	V _{SS}	151	DQ55
8	DQ ₅	32	V _{SS}	56	DQ17	80	NC	104	DQ47	128	CKE ₀	152	V _{SS}
9	DQ ₆	33	A ₀	57	DQ18	81	WP	105	CB ₄ *	129	$\overline{CS}_3$ *	153	DQ56
10	DQ ₇	34	A ₂	58	DQ19	82	SDA	106	CB ₅ *	130	DQM ₆	154	DQ57
11	DQ ₈	35	A ₄	59	V _{DD}	83	SCL	107	V _{SS}	131	DQM ₇	155	DQ58
12	V _{SS}	36	A ₆	60	DQ20	84	V _{DD}	108	NC	132	A ₁₃ *	156	DQ59
13	DQ ₉	37	A ₈	61	NC	85	V _{SS}	109	NC	133	V _{DD}	157	V _{DD}
14	DQ10	38	A ₁₀ /AP	62	VREF*	86	DQ32	110	V _{DD}	134	NC	158	DQ60
15	DQ11	39	BA ₁	63	CKE ₁ *	87	DQ33	111	$\overline{CAS}$	135	NC	159	DQ61
16	DQ12	40	V _{DD}	64	V _{SS}	88	DQ34	112	DQM ₄	136	CB ₆ *	160	DQ62
17	DQ13	41	V _{DD}	65	DQ21	89	DQ35	113	DQM ₅	137	CB ₇ *	161	DQ63
18	V _{DD}	42	CLK ₀	66	DQ22	90	V _{DD}	114	$\overline{CS}_1$ *	138	V _{SS}	162	V _{SS}
19	DQ14	43	V _{SS}	67	DQ23	91	DQ36	115	$\overline{RAS}$	139	DQ48	163	CLK ₃ **
20	DQ15	44	DU	68	V _{SS}	92	DQ37	116	V _{SS}	140	DQ49	164	NC
21	CB ₀ *	45	$\overline{CS}_2$	69	DQ24	93	DQ38	117	A ₁	141	DQ50	165	SA ₀
22	CB ₁ *	46	DQM ₂	70	DQ25	94	DQ39	118	A ₃	142	DQ51	166	SA ₁
23	V _{SS}	47	DQM ₃	71	DQ26	95	DQ40	119	A ₅	143	V _{DD}	167	SA ₂
24	NC	48	DU	72	DQ27	96	V _{SS}	120	A ₇	144	DQ52	168	V _{DD}

*These pins are not used in this module. **These CLKs are terminated.


continued on the next page

PIN CONFIGURATION *(continued)*


Pin Functions

Pin Symbol	Pin Function
A0-A10/AP, A11	Address Inputs
BA0, BA1	Select Bank
DQ0-DQ63	Data In/Out
$\overline{WE}$	Write Enable
CLK0-CLK1	Clock Input
CKE0	Clock Enable Input
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
DQM0-DQM7	Data Input/Output Mask
$\overline{CS}_0, \overline{CS}_2$	Chip Select Input
SDA	Serial Data I/O
SCL	Serial Clock
SA0-SA2	Address in EEPROM
WP	EEPROM Write Protect
V _{DD}	Power (+3.3V)
V _{SS}	Ground
NC	No Connection
DU	Don't Use

Pin Arrangement




PACKAGE DIMENSIONS

TOLERANCES: ± 0.005 UNLESS OTHERWISE SPECIFIED

TBD

FUNCTIONAL BLOCK DIAGRAM



SERIAL PRESENCE DETECT INFORMATION

Serial PD Interface Protocol: I²C; Current sink capability of SDA driver ≤ 3mA; Maximum clock frequency: 100 KHz

Byte Number	Function Described	Function Supported	Hex Value
0	# of bytes written into serial memory at module manufacturer	128 bytes	80h
1	Total # of bytes of SPD memory device	256Bytes (2K-bit)	08h
2	Fundamental memory type	SDRAM	04h
3	# of row addresses on this assembly	12	0Ch
4	# of column addresses on this assembly	8	08h
5	# of module banks on this assembly	1 bank	01h
6	Data width of this assembly	64 bits	40h
7	...Data width of this assembly (continued)	—	00h
8	Voltage interface standard of this assembly	LVTTL	01h
9	SDRAM cycle time	tCYC=10ns	A0h
10	SDRAM access time from clock	tAC=8.5ns	85h
11	DIMM configuration type	None	00h
12	Refresh rate/type	15.625μs, Self-refresh supported	80h
13	SDRAM width	16 bits	10h
14	Error Checking DRAM data width	0 bits	00h
15	Min. CLK delay for back-to-back random col. addr.	tCCD=1 CLK	01h
16	SDRAM device attributes: burst lengths supported	1,2,4,8, and full page	8Fh
17	SDRAM device attributes: # of banks on SDRAM device	4 banks	04h
18	SDRAM device attributes: CAS latency	CAS latency = 2, 3	06h
19	SDRAM device attributes: CS latency	CS latency = 0	01h
20	SDRAM device attributes: Write latency	Write Latency = 0	01h
21	SDRAM module attributes	non-buffered, non-registered	00h
22	SDRAM device attributes: general	VCC, B/R, S/W, P/A, A/P	0Eh
23	Minimum clock cycle time at CL=2	tCYC=15ns	F0h
24	Maximum data access time form clock at CL=2	tAC=9ns	90h
25	Minimum clock cycle time at CL=1	—	00h
26	Maximum data access time from clock at CL=1	—	00h
27	Minimum row precharge time	tRP=30ns	1Eh
28	Minimum row active to row active delay	tRRD=20ns	14h
29	Minumum RAS to CAS	tRCD=30ns	1Eh
30	Minumum RAS pulse width	tRAS=60ns	3Ch
31	Module bank density	32MB	08h
32-61	Superset information (may be used in future)	—	00h
62	SPD revision	Revision 1	01h
63	Checksum for bytes 0-62	JEDEC calculation	—
64-125	Manufacturer's information	—	—
126	Intel specification frequency	66MHz	66h
127	Intel specification CAS latency support	CL=2, 3	06h