

32M X 72 Bit DRAM DIMM with EDO and ECC Optimized

FEATURES

- Performance range:

t _{RAC}	t _{CAC}	t _{RC}	t _{HPC}
50ns	18ns	90ns	25ns

- Extended Data Out (EDO) Mode operation
- $\overline{\text{CAS}}$ -before-RAS refresh capability
- $\overline{\text{RAS}}$ -only refresh capability
- LVTTL compatible inputs and outputs
- +3.3V $\pm$ 0.3V power supply
- 4096 cycles/64ms refresh
- JEDEC standard pinout
- ECC Optimized
- Gold edge connectors
- NEC μ PD4265405G5-A50 DRAM components

GENERAL DESCRIPTION

The SiliconTech SL72B4C32M4F-B50VI is an 32M x 72 bit Dynamic RAM (DRAM) Dual In-line Memory Module (DIMM). The module consists of thirty-six 16M x 4 bit DRAMs in 400-mil 34-pin TSOP II packages. The DRAMs are mounted on a 168-pin glass epoxy substrate. Decoupling capacitors of 0.1 μ F are mounted for the DRAMs. Selected inputs and outputs are buffered for improved performance and easier memory subsystem design.

The module is intended for mounting into 168-pin edge connector sockets keyed for 3.3V power supply and buffered signals.


PIN CONFIGURATION

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{SS}	25	NC	49	V _{CC}	73	V _{CC}	97	DQ45	121	A ₉	145	NC
2	DQ ₀	26	V _{CC}	50	NC	74	DQ32	98	DQ46	122	A ₁₁	146	NC
3	DQ ₁	27	$\overline{\text{WE}}_0$	51	NC	75	DQ33	99	DQ47	123	NC	147	NC
4	DQ ₂	28	$\overline{\text{CAS}}_0$	52	DQ18	76	DQ34	100	DQ48	124	V _{CC}	148	NC
5	DQ ₃	29	NC	53	DQ19	77	PQ35	101	DQ49	125	NC	149	DQ61
6	V _{CC}	30	$\overline{\text{RAS}}_0$	54	V _{SS}	78	V _{SS}	102	V _{CC}	126	B ₀	150	DQ62
7	DQ ₄	31	$\overline{\text{OE}}_0$	55	DQ20	79	PD1	103	DQ50	127	V _{SS}	151	DQ63
8	DQ ₅	32	V _{SS}	56	DQ21	80	PD3	104	DQ51	128	NC	152	V _{SS}
9	DQ ₆	33	A ₀	57	DQ22	81	PD5	105	DQ52	129	$\overline{\text{RAS}}_3$	153	DQ64
10	DQ ₇	34	A ₂	58	DQ23	82	PD7	106	DQ53	130	$\overline{\text{CAS}}_5$	154	DQ65
11	DQ ₈	35	A ₄	59	V _{CC}	83	ID ₀	107	V _{SS}	131	NC	155	DQ66
12	V _{SS}	36	A ₆	60	DQ24	84	V _{CC}	108	NC	132	$\overline{\text{PDE}}$	156	DQ67
13	DQ ₉	37	A ₈	61	NC	85	V _{SS}	109	NC	133	V _{CC}	157	V _{CC}
14	DQ ₁₀	38	A ₁₀	62	NC	86	DQ36	110	V _{CC}	134	NC	158	DQ68
15	DQ ₁₁	39	NC	63	NC	87	DQ37	111	NC	135	NC	159	DQ69
16	DQ ₁₂	40	V _{CC}	64	NC	88	DQ38	112	$\overline{\text{CAS}}_1$	136	DQ54	160	DQ70
17	DQ ₁₃	41	NC	65	DQ25	89	DQ39	113	NC	137	DQ55	161	DQ71
18	V _{CC}	42	NC	66	DQ26	90	V _{CC}	114	$\overline{\text{RAS}}_1$	138	V _{SS}	162	V _{SS}
19	DQ ₁₄	43	V _{SS}	67	DQ27	91	DQ40	115	NC	139	DQ56	163	PD2
20	DQ ₁₅	44	$\overline{\text{OE}}_2$	68	V _{SS}	92	DQ41	116	V _{SS}	140	DQ57	164	PD4
21	DQ ₁₆	45	$\overline{\text{RAS}}_2$	69	DQ28	93	DQ42	117	A ₁	141	DQ58	165	PD6
22	DQ ₁₇	46	$\overline{\text{CAS}}_4$	70	DQ29	94	DQ43	118	A ₃	142	DQ59	166	PD8
23	V _{SS}	47	NC	71	DQ30	95	DQ44	119	A ₅	143	V _{CC}	167	ID ₁
24	NC	48	$\overline{\text{WE}}_2$	72	DQ31	96	V _{SS}	120	A ₇	144	DQ60	168	V _{CC}


continued on the next page

PIN CONFIGURATION (continued)


Pin Names		Presence Detect
Pin Name	Pin Function	For 32Mx72 Configuration with 16M x 4 Bits, EDO, and 4K Refresh DRAM components: PD1=NC, PD2=VSS, PD3=VSS, PD4=VSS
A0, B0, A1-A11	Address Inputs (Buffered)	For EDO: PD5=NC
DQ0-DQ71	Data In/Out	For 50ns: PD6=VSS, PD7=VSS
$\overline{WE}_0, \overline{WE}_2$	Read/Write Input (Buffered)	For ECC: PD8=VSS
$\overline{OE}_0, \overline{OE}_2$	Output Enable (Buffered)	For x72 ECC: ID0 =VSS
$\overline{RAS}_1- \overline{RAS}_3$	Row Address Strobe	For Normal Refresh Mode: ID1=VSS
$\overline{CAS}_0, \overline{CAS}_1, \overline{CAS}_4, \overline{CAS}_5$	Column Addr. Strobe (Buffered)	
PD1-PD8	Presence Detect (Buffered)	
$\overline{PDE}$	Presence Detect Enable	
ID0-ID1	ID Bits	
VCC	Power (+3.3V)	
VSS	Ground	
NC	No Connection	



FUNCTIONAL BLOCK DIAGRAM



PACKAGE DIMENSIONS



720A

TOLERANCES: ± 0.005 UNLESS OTHERWISE SPECIFIED