

8M X 36 Bits DRAM SIMM with Fast Page Mode

FEATURES

- Performance range:

	t _{RAC}	t _{CAC}	t _{RC}	t _{PC}
SL...-A50	50ns	13ns	90ns	35ns
SL...-A60	60ns	15ns	110ns	40ns
SL...-A70	70ns	20ns	130ns	45ns

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single +5V $\pm$ 10% power supply
- 2048 cycles/32ms refresh
- JEDEC standard pinout

GENERAL DESCRIPTION

The SiliconTech SL36(S/T)4B8M2B-Axx is a 8M x 36 bits Dynamic RAM (DRAM) memory module. This module consists of sixteen CMOS 4M x 4 bits DRAMs in 24-pin SOJ package and eight CMOS 4M x 1 bit DRAMs in a 20-pin SOJ package mounted on a 72-pin glass epoxy substrate. Decoupling capacitors of 0.1 μ F are mounted for the DRAMs.

The module is a Single In-line Memory Module (SIMM) with tin edge connections (SL36T4B8M2B-Axx) or gold edge connections (SL36S4B8M2B-Axx) and is intended for mounting into 72-pin SIMM edge connector sockets of like lead.


The SL36S4B8M2B-A50, SL36S4B8M2B-A60, and SL36S4B8M2B-A70 have t_{RAC} of 50ns, 60ns, and 70ns respectively.

PIN CONFIGURATION

Pin Symbols

Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VSS	25	DQ24	49	DQ9
2	DQ0	26	DQ7	50	DQ27
3	DQ18	27	DQ25	51	DQ10
4	DQ1	28	A7	52	DQ28
5	DQ19	29	NC	53	DQ11
6	DQ2	30	VCC	54	DQ29
7	DQ20	31	A8	55	DQ12
8	DQ3	32	A9	56	DQ30
9	DQ21	33	$\overline{\text{RAS}}_3$	57	DQ13
10	VCC	34	$\overline{\text{RAS}}_2$	58	DQ31
11	NC	35	DQ26	59	VCC
12	A0	36	DQ8	60	DQ32
13	A1	37	DQ17	61	DQ14
14	A2	38	DQ35	62	DQ33
15	A3	39	VSS	63	DQ15
16	A4	40	$\overline{\text{CAS}}_0$	64	DQ34
17	A5	41	$\overline{\text{CAS}}_2$	65	DQ16
18	A6	42	$\overline{\text{CAS}}_3$	66	NC
19	A10	43	$\overline{\text{CAS}}_1$	67	PD1
20	DQ4	44	$\overline{\text{RAS}}_0$	68	PD2
21	DQ22	45	$\overline{\text{RAS}}_1$	69	PD3
22	DQ5	46	NC	70	PD4
23	DQ23	47	$\overline{\text{W}}$	71	NC
24	DQ6	48	NC	72	VSS

Pin Locations



Pin Functions

Pin Name	Pin Function
A0-A10	Address Inputs
DQ0-DQ35	Data In/Out
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{RAS}}_0$ - $\overline{\text{RAS}}_3$	Row Address Strobe
$\overline{\text{CAS}}_0$ - $\overline{\text{CAS}}_3$	Column Address Strobe
PD1-PD4	Presence Detect
VCC	Power (+5V)
VSS	Ground
NC	No Connection


Presence Detect Pins*

Pin	50ns	60ns	70ns
PD1	NC	NC	NC
PD2	VSS	VSS	VSS
PD3	VSS	NC	VSS
PD4	VSS	NC	NC

* Pin Connection Changing Available

PACKAGE DIMENSIONS

Units: Inches

TOLERANCES: ± 0.005 UNLESS OTHERWISE SPECIFIED

FUNCTIONAL BLOCK DIAGRAM

