

2K Serial E²PROM with a Precision Low-V_{CC} Lockout Circuit 3 and 5 Volt Systems
FEATURES

- **Voltage Protection™**
- **Precision Low-V_{CC} Write Lockout**
- **All Write Operations Inhibited When V_{CC} Falls below V_{LOCK}**
- **One 3Volt and Two 5Volt System Versions**
 - V_{LOCK} = 2.6V+.1V/-.05V
 - V_{LOCK} = 4.25V+.25V/-0.0V
 - V_{LOCK} = 4.50+.25V/-0.0V
- **100% Compatible with Industry Standard I²C™ Devices**
 - Bi-directional data transfer protocol
 - Standard 100kHz and 400kHz Transfer Rates
- **16-Byte Page-Write Mode**
 - Minimizes total write time per byte
- **1,000,000 Program/Erase Cycles**
- **100 Year Data Retention**
- **Commercial Industrial Temperature Range**


OVERVIEW

The S24VP02 is a 2K-bit serial E²PROM memory integrated with a precision V_{CC} sense circuit. The sense circuit will disable write operations whenever V_{CC} falls below the V_{LOCK} voltage. It is fabricated using SUMMIT's advanced CMOS E²PROM technology and is suitable for both 3 and 5 volt systems.

The S24VP02 is internally organized as 256 x 8. It features the I²C serial interface and software protocol allowing operation on a simple two-wire bus.

PIN DESCRIPTIONS


Serial Clock (SCL) - The SCL input is used to clock data into and out of the device. In the WRITE mode, data must remain stable while SCL is HIGH. In the READ mode, data is clocked out on the falling edge of SCL.

BLOCK DIAGRAM


2007 ILL2 1.2



PIN CONFIGURATIONS



PIN NAMES

A0, A1, A2	Address Inputs
SDA	Serial Data I/O
SCL	Serial Clock Input
DC	Don't Care
GND	Ground
VCC	Supply Voltage

Serial Data (SDA) - The SDA pin is a bidirectional pin used to transfer data into and out of the device. Data may change only when SCL is LOW, except START and STOP conditions. It is an open-drain output and may be wire-ORed with any number of open-drain or open-collector outputs.

Address Inputs (A0, A1, A2) - Device Address Inputs

These inputs are unused by the S24VP02; however, to ensure proper operation they should be left unconnected or tied to ground. They should not be tied high.

ENDURANCE AND DATA RETENTION

The S24VP02 is designed for applications requiring 1,000,000 erase/write cycles and unlimited read cycles. It provides 100 years of secure data retention, with or without power applied, after the execution of 1,000,000 erase/write cycles.

DEVICE OPERATION

APPLICATIONS

The S24VP02 was designed specifically for applications where the integrity of the stored data is paramount. In recent years, as the operating voltage range of serial E²PROMs has widened, most semiconductor manufacturers have arbitrarily eliminated their V_{CC} sense circuits. The S24VP02 will protect your data by guaranteeing write lockout below the selected V_{CC} Lockout voltage.

V_{CC} Lockout

The S24VP02 has an on-board precision V_{CC} sense circuit. Whenever V_{CC} is below V_{LOCK}, the S24VP02 will disable the internal write circuitry. The V_{CC} lockout circuit will ensure a higher level of data integrity than can be expected from industry standard devices that have either a very loose specification or no V_{CC} lockout specification.


During a power-on sequence all writes will be inhibited below the V_{LOCK} level and will continue to be held in a write inhibit state for approximately 200ms after V_{CC} reaches, then stays at or above V_{LOCK}. The 200ms delay provides a buffer space for the microcontroller to complete its power-on initialization routines (reading is OK) while still protecting against inadvertent writes.

During a power-down sequence initiation of writes will be inhibited whenever V_{CC} falls below V_{LOCK}. This will guard against the system's microcontroller performing an inadvertent write within the 'danger zone'. (see AN001)

CHARACTERISTICS OF THE I²C BUS


General Description

The I²C bus was designed for two-way, two-line serial communication between different integrated circuits. The two lines are: a serial data line (SDA), and a serial clock line (SCL). The SDA line must be connected to a positive supply by a pull-up resistor, located somewhere on the bus (See Figure 1). Data transfer between devices may be initiated with a START condition only when SCL and SDA are HIGH (bus is not busy).




2007 ILL 3 1.1

FIGURE 1. TYPICAL SYSTEM CONFIGURATION




2007 ILL4 1.0

FIGURE 2. INPUT DATA PROTOCOL



2007 ILL5 1.0

FIGURE 3. START AND STOP CONDITIONS



Input Data Protocol

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during clock HIGH time, because changes on the data line while SCL is HIGH will be interpreted as start or stop condition (See Figure 2).

START and STOP Conditions

When both the data and clock lines are HIGH, the bus is said to be not busy. A HIGH-to-LOW transition on the data line, while the clock is HIGH, is defined as the “START” condition. A LOW-to-HIGH transition on the data line, while the clock is HIGH, is defined as the “STOP” condition (See Figure 3).

DEVICE OPERATION

The S24VP02 is a 2,048-bit serial E²PROM. The device supports the I²C bidirectional data transmission protocol. The protocol defines any device that sends data onto the bus as a “transmitter” and any device which receives data as a “receiver.” The device controlling data transmission is called the “master” and the controlled device is called the “slave.” In all cases, the S24VP02 will be a “slave” device, since it never initiates any data transfers.

Acknowledge (ACK)

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either the master or the slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to ACKnowledge that it received the eight bits of data (See Figure 4).

The S24VP02 will respond with an ACKnowledge after recognition of a START condition and its slave address byte. If both the device and a write operation are selected, the S24VP02 will respond with an ACKnowledge after the receipt of each subsequent 8-bit word.

In the READ mode, the S24VP02 transmits eight bits of data, then releases the SDA line, and monitors the line for an ACKnowledge signal. If an ACKnowledge is detected, and no STOP condition is generated by the master, the S24VP02 will continue to transmit data. If an ACKnowledge is not detected, the S24VP02 will terminate further data transmissions and awaits a STOP condition before returning to the standby power mode.


Device Addressing

Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (see figure 5). For the S24VP02 this is fixed as 1010[B].

The next three bits are don't care. The S24VP02 will respond to all commands for device 1010.

Read/Write Bit

The last bit of the data stream defines the operation to be performed. When set to “1,” a read operation is selected; when set to “0,” a write operation is selected.





WRITE OPERATIONS

The S24VP02 allows two types of write operations: byte write and page write. The byte write operation writes a single byte during the nonvolatile write period (t_{WR}). The page write operation allows up to 8 bytes in the same page to be written during t_{WR} .

Byte WRITE

After the slave address is sent (to identify the slave device, specify high order word address and a read or write operation), a second byte is transmitted which contains the low 8 bit addresses of any one of the 256 words in the array.


Upon receipt of the word address, the S24VP02 responds with an ACKnowledge. After receiving the next byte of data, it again responds with an ACKnowledge. The master then terminates the transfer by generating a STOP condition, at which time the S24VP02 begins the internal write cycle.

While the internal write cycle is in progress, the S24VP02 inputs are disabled, and the device will not respond to any requests from the master. Refer to Figure 6 for the address, ACKnowledge and data transfer sequence.

Page WRITE

The S24VP02 is capable of a 16-byte page write operation. It is initiated in the same manner as the byte-write operation, but instead of terminating the write cycle after the first data word, the master can transmit up to 15 more bytes of data. After the receipt of each byte, the S24VP02 will respond with an ACKnowledge.

The S24VP02 automatically increments the address for subsequent data words. After the receipt of each word, the low order address bits are internally incremented by one. The high order five bits of the address byte remain constant. Should the master transmit more than 16 bytes, prior to generating the STOP condition, the address counter will “roll over,” and the previously written data will be overwritten. As with the byte-write operation, all inputs are disabled during the internal write cycle. Refer to Figure 6 for the address, ACKnowledge and data transfer sequence.






Acknowledge Polling

When the S24VP02 is performing an internal WRITE operation, it will ignore any new START conditions. Since the device will only return an acknowledge after it accepts the START, the part can be continuously queried until an acknowledge is issued, indicating that the internal WRITE cycle is complete.

To poll the device, give it a START condition, followed by a slave address for a WRITE operation (See Figure 7).



READ OPERATIONS


Read operations are initiated with the R/W bit of the identification field set to "1." There are four different read options:

1. Current Address Byte Read
2. Random Address Byte Read
3. Current Address Sequential Read
4. Random Address Sequential Read

Current Address Byte Read

The S24VP02 contains an internal address counter which maintains the address of the last word accessed, incremented by one. If the last address accessed (either a read or write) was to address location n , the next read operation would access data from address location $n+1$ and increment the current address pointer. When the S24VP02 receives the slave address field with the R/W bit set to "1," it issues an acknowledge and transmits the 8-bit word stored at address location $n+1$.

The current address byte read operation only accesses a single byte of data. The master does not acknowledge the transfer, but does generate a stop condition. At this point, the S24VP02 discontinues data transmission. See Figure 8 for the address acknowledge and data transfer sequence.






Random Address Byte Read

Random address read operations allow the master to access any memory location in a random fashion. This operation involves a two-step process. First, the master issues a write command which includes the start condition and the slave address field (with the R/W bit set to WRITE) followed by the address of the word it is to read. This procedure sets the internal address counter of the S24VP02 to the desired address.

After the word address acknowledge is received by the master, the master immediately reissues a start condition followed by another slave address field with the R/W bit set to READ. The S24VP02 will respond with an acknowledge and then transmit the 8-data bits stored at the addressed location. At this point, the master does not acknowledge the transmission but does generate the stop condition. The S24VP02 discontinues data transmission and reverts to its standby power mode. See Figure 9 for the address, acknowledge and data transfer sequence.




2007 ILL11 1.0



Sequential READ

Sequential READs can be initiated as either a current address READ or random access READ. The first word is transmitted as with the other byte read modes (current address byte READ or random address byte READ); however, the master now responds with an ACKnowledge, indicating that it requires additional data from the S24VP02. The S24VP02 continues to output data for each ACKnowledge received. The master terminates the sequential READ operation by not responding with an ACKnowledge, and issues a STOP conditions.

During a sequential read operation, the internal address counter is automatically incremented with each acknowledge signal. For read operations, all address bits are incremented, allowing the entire array to be read using a single read command. After a count of the last memory address, the address counter will 'roll-over' and the memory will continue to output data. See Figure 10 for the address, acknowledge and data transfer sequence.



**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias	-40°C to +85°C
Storage Temperature	-65°C to +125°C
Soldering Temperature (less than 10 seconds)	300°C
Supply Voltage	0 to 6.5V
Voltage on Any Pin	-0.3V to $V_{CC}+0.3V$
ESD Voltage (JEDEC method)	2,000V

NOTE: These are STRESS ratings only. Appropriate conditions for operating these devices are given elsewhere in this specification. Stresses beyond those listed here may permanently damage the part. Prolonged exposure to maximum ratings may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

S24VP02, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$

S24VP02-3, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 2.7V$ to $5.5V$

Symbol	Parameter	Conditions	Min	Max	Units
I _{CC}	Supply Current (CMOS)	SCL = CMOS Levels @ 100KHz SDA = Open All other inputs = GND or V _{CC}	V _{CC} = 5.5V	3	mA
			V _{CC} = 3.3V	2	mA
I _{SB}	Standby Current (CMOS)	SCL = SDA = V _{CC} All other inputs = GND	V _{CC} = 5.5V	50	μA
			V _{CC} = 3.3V	25	μA
I _{LI}	Input Leakage	V _{IN} = 0 To V _{CC}		10	μA
I _{LO}	Output Leakage	V _{OUT} = 0 To V _{CC}		10	μA
V _{IL}	Input Low Voltage	S0, S1, S2, SCL, SDA, RESET		0.3xV _{CC}	V
V _{IH}	Input High Voltage	S0, S1, S2, SCL, SDA	0.7xV _{CC}		V
V _{OL}	Output Low Voltage	I _{OL} = 3mA		0.4	V

2007 PGM T1 1.0

AC ELECTRICAL CHARACTERISTICS

S24VP02, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$

S24VP02-3, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 2.7V$ to $5.5V$

Symbol	Parameter	Conditions	2.7V to 4.5V		4.5V to 5.5V		Units
			Min	Max	Min	Max	
f _{SCL}	SCL Clock Frequency		0	100		400	KHz
t _{LOW}	Clock Low Period		4.7		1.3		μs
t _{HIGH}	Clock High Period		4.0		0.6		μs
t _{BUF}	Bus Free Time	Before New Transmission	4.7		1.3		μs
t _{SU:STA}	Start Condition Setup Time		4.7		0.6		μs
t _{HD:STA}	Start Condition Hold Time		4.0		0.6		μs
t _{SU:STO}	Stop Condition Setup Time		4.7		0.6		μs
t _{AA}	Clock to Output	SCL Low to SDA Data Out Valid	0.3	3.5	0.2	0.9	μs
t _{DH}	Data Out Hold Time	SCL Low to SDA Data Out Change	0.3		0.2		μs
t _R	SCL and SDA Rise Time			1000		300	ns
t _F	SCL and SDA Fall Time			300		300	ns
t _{SU:DAT}	Data In Setup Time		250		100		ns
t _{HD:DAT}	Data In Hold Time		0		0		ns
T _I	Noise Spike Width @ SCL, SDA Inputs	Noise Suppression Time Constant		100		100	ns
t _{WR}	Write Cycle Time			10		10	ms


2007 PGM T2 1.0

 $T_A = 25^\circ\text{C}, f = 100\text{KHz}$ 2007 PGM T3 1.0



FIGURE 11. BUS TIMING

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$


2007 PGM T4 1.3



8 Pin SOIC (Type S) Package JEDEC (150 mil body width)




FOOTPRINT






8 Pin PDIP (Type P) Package



ORDERING INFORMATION



NOTICE

SUMMIT Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, SUMMIT Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission.

SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless SUMMIT Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of SUMMIT Microelectronics, Inc. is adequately protected under the circumstances.

$^{\circ}\text{C}$ is a trademark of Philips Corporation.

© Copyright 1998 SUMMIT Microelectronics, Inc.