R8820-I

16-Bit RISC Microcontroller User's Manual

RDC RISC DSP Controller

RDC Semiconductor Co., Ltd

http://www.rdc.com.tw

Tel. 886-3-666-2866

Fax. 886-3-563-1498



Contents

1.	Features	5
2.	Block Diagram	6
3.	Pin Configuration	7
3.1 3.2		
4.	Pin Description	9
4.1	R8820-I I/O Characteristics of Each Pin	14
5.	Basic Application System Block	17
6.	Read/Write Timing Diagram	18
7.	Crystal Characteristics	20
8.	Execution Unit	21
8.1	General Registers	21
8.2	2 Segment Registers	22
8.3	Instruction Pointer and Status Flags Registers	22
8.4	Address Generation	24
9.	Peripheral Control Block Registers	25
10.	Power Save & Power Down	27
11.	Reset	30
12.	Bus Interface Unit	32
12.	.1 Memory and I/O Interface	32
12.	.2 Data Bus	33



		NISC DSF COMMUNIC	
	12.3	Wait States	33
	12.4	Bus Hold	
	12.5	Bus Width	35
13.	. (Chip Select Unit	37
	13.1	UCS	37
	13.2	LCS	38
	13.3	MCSx	39
	13.4	PCSx	41
14.	. 1	nterrupt Controller Unit	42
	14.1	Master Mode and Slave Mode	42
	14.2	Interrupt Vector, Type and Priority	44
	14.3	Interrupt Requests	44
	14.4	Interrupt Acknowledge	45
	14.5	Programming the Registers	45
15.	. I	OMA Unit	59
	15.1	DMA Operation	59
	15.2	External Requests	64
	15.3	Serial Port/DMA Transfer	66
16.	. 7	Γimer Control Unit	67
	16.1	Timer/Counter Unit Output Mode	71
17.		Watchdog Timer	72
18.	. A	Asynchronous Serial Port	74
	18.1	Serial Port Flow Control	74
	1	8.1.1 DCE/DTE Protocol	75
	1	8.1.2 CTS/RTR Protocol	75
	18.2	DMA Transfer to/from a Serial Port Function	76

	18.3	The Asynchronous Modes Description	76
19	. P	IO Unit	81
	19.1	PIO Multi-Function Pin List Table	81
20.	. P	SRAM Control Unit	85
21.	. Iı	nstruction Set OPCodes and Clock Cycles	86
22.	. R	8820-I Execution Timings	90
23.	. D	C Characteristics	91
	23.1	Absolute Maximum Rating	91
	23.2	Recommended DC Operating Conditions	91
	23.3	DC Electrical Characteristics	91
24.	. A	C Characteristics	92
25.	. Т	hermal Characteristics	101
26	. P	ackage Information	102
	26.1	PQFP	102
27.	. R	evision History	103




16-Bit Microcontroller with 16-bit external data bus

1. Features

- Five-stage pipeline
- RISC architecture
- Static Design & Synthesizable design
- Bus interface
 - Multiplexed address and Data bus which is compatible with 80C186 microprocessor
 - Supports non-multiplexed address bus [A19:A0]
 - 1M-byte memory address space
 - 64K-byte I/O space
- Software is compatible with the 80C186 microprocessor
- Supports two Asynchronous serial channels with hardware handshaking signals.
- Supports CPU ID

- Supports 32 PIO pins
- PSRAM (Pseudo static RAM) interface with auto-refresh control
- Three independent 16-bit timers and one independent watchdog timer
- The Interrupt controller with seven maskable external interrupts and one non-maskable external interrupt
- Two independent DMA channels
- Programmable chip-select logic for Memory or I/O bus cycle decoder
- Programmable wait-state generator
- Supports serial port/ DMA transfers


2. Block Diagram





3. Pin Configuration

3.1 **PQFP**





3.2 R8820-I PQFP Pin-Out Table

Pin name	PQFP Pin No.	Pin name	PQFP Pin No.
AD0	78	A11	28
AD8	79	A10	29
AD1	80	A9	30
AD9 AD2	81 82	A8 A7	31 32
AD2 AD10	83	A6	33
AD3	84	A5	34
AD11	85	A4	35
AD4	86	A3	36
AD12	87	A2	37
AD5	88	VCC	38
GND	89	A1	39
AD13	90 91	A0	40 41
AD6	92	GND	42
VCC	-	WHB	
AD14	93 94	WLB	43
AD7 AD15	94 95	HLDA HOLD	44 45
	96	SRDY/PI O6	45
S6/CLKDIV2/PIO29			
UZI/PIO26	97	NMI	47
TXD1/PIO27	98	DT/R/PIO4	48
RXD1/PIO28	99	DEN /PIO5	49
CTS0/ENRX0/PIO21	100	MCS0/PIO14	50
RXD0/PIO23	1	MCS1/PIO15	51
TXD0/PIO22	2	INT4/PIO30	52
RTS0/RTR0/PIO20	3	INT3/INTA1/IRQ	53
BHE / ADEN	4	INT2/INTA0/PIO31	54
$\overline{\mathrm{WR}}$	5	INT1/SELECT	55
$\overline{\text{RD}}$	6	INT0	56
ALE	7	UCS/ONCEI	57
ARDY	8	LCS/ONCE0	58
$\overline{\overline{S2}}$	9	PCS6 /A2/PIO2	59
<u>\$1</u>	10	PCS 5 /A1/PIO3	60
$\frac{\overline{s}}{\overline{s0}}$	11	VCC	31
GND	12	$\overline{PCS3}/\overline{RTS1}/\overline{RTR1}/PIO19$	62
X1	13	PCS2/CTS1/ENRX1/PIO18	63
X2	14	GND	64
VCC	15	PCSI /PIO17	65
CLKOUTA	16	PCS0/PIO16	66
CLKOUTB	17	VCC	67
GND	18	MCS2/PIO24	68
A19/PIO9	19	MCS3/RFSH/PIO25	69
A18/PIO8	20	GND	70
VCC	21	RST	71
A17/PIO7	22	TMRIN1/PIO0	72
A16	23	TMROUT1/PIO1	73
A15	24	TMROUT0/PIO10	74
A14	25	TMRI NO/PIO11	75
A13 A12	26 27	DRQ1/INT6/PIO13 DRQ0/INT5/PIO12	76 77
A12	21	DKQ0/11\13/P1\012	11



4. Pin Description

Pin No. (PQFP)	Symbol	Туре	Description
15, 21, 38, 61, 67, 92	VCC	Input	System power: +5 volt power supply.
12, 18, 41, 64, 70, 89	GND	Input	System ground.
71	RST	Input	Reset input. When RST is asserted, the CPU immediately terminates all operations, clears the internal registers & logic, and transfers the address to the reset address FFFF0h.
13	X1	Input	Input to the oscillator amplifier.
14	X2	Output	Output from the inverting oscillator amplifier.
16	CLKOUTA	Output	Clock output A. The CLKOUTA operation is the same as that of crystal input frequency (X1). CLKOUTA remains active during reset and bus hold conditions.
17	CLKOUTB	Output	Clock output B. The CLKOUTB operation is the same as that of crystal input frequency (X1). CLKOUTB remains active during reset and bus hold conditions.
	Asyn	chronous Se	erial Port Interface
1	RXD0/PIO23	Input/Output	Receive data for asynchronous serial port 0. This pin receives asynchronous serial data.
2	TXD0/PIO22	Output/Input	Transmit data for asynchronous serial port 0. This pin transmits asynchronous serial data from the UART of the microcontrollers.
3	RTS0 / RTR0 /PIO20	Output/Input	Ready to send/Ready to Receive signals for asynchronous serial port 0. When the RTS bit in the AUXCON register is set and FC bit in the serial port 0 control register is set, the RTS0 signal is enabled. Otherwise when the RTS0 bit is cleared and FC bit is set, the RTR0 signal is enabled.
100	CTS0 / ENRX0 /PIO21	Input/Output	Clear to send/Enable Receiver Request signals for asynchronous serial port 0. When the ENRX0 bit in the AUXCON register is cleared and the FC bit in the serial port 0 control register is set, the CTS0 signal is enabled. Otherwise when ENRX0 bit is set and the FC bit is set, the ENRX0 signal is enabled.
98	TXD1/PIO27	Output/Input	Transmit data for asynchronous serial port 1. This pin transmits asynchronous serial data from the UART of the microcontrollers.
99	RXD1/PIO28	Input/Output	Receive data for asynchronous serial port 1. This pin receives asynchronous serial data.
62	PCS3 / RTS1 / RTR1 /PIO19	Output/Input	Ready to send/Ready to Receive signal for asynchronous serial port 1. When the RTS1 bit in the AUXCON register is set and FC bit in the serial port 1 control register is set, the RTS1 signal is enabled. Otherwise when the RTS1 bit is cleared and FC bit is set, the RTR1 signal is enabled.



63	PCS2 / CTS1 / ENRX1 /PIO18		Clear to send/Enable Receiver Request signals for asynchronous serial port 1. When the ENRX1 bit in the AUXCON register is cleared and the FC bit in the serial port 1 control register is set, the CTSI signal is enabled. Otherwise when the ENRX1 bit is set and the FC bit is set, the ENRX1 signal is enabled.	
		Bus In	nterface	
4	BHE / ADEN	Output/Input	Bus high enable/address enable. During a memory access, the BHE and (AD0 or A0) encodings indicate what types of the bus cycle. BHE is asserted during T1 and keeps the asserted to T3 and Tw. This pin is floating during bus holds and reset. BHE and (AD0 or A0) Encodings BHE AD0 or A0 Type of Bus Cycle 0 0 Word transfer 0 1 High byte transfer (D15-D8) 1 0 Low byte transfer (D7-D0) 1 Refresh The address portion of the AD bus can be enabled or disabled by DA bit in the LMCS and UMCS register during LCS or UCS bus cycle access if BHE / ADEN is held high during power-on reset. The BHE / ADEN is with a weak internal pull-up resistor, so no external pull-up resistor is required. The AD bus always drives both address and data during LCS or UCS bus cycle access if the BHE / ADEN pin is with external pull-low resistors during reset.	
5	WR	Output	Write strobe. This pin indicates that the data on the bus is to be written into a memory or an I/O device. WR is active during T2, T3 and Tw of any write cycle, floating during a bus hold or reset.	
6	$\overline{ m RD}$	Output	Read Strobe. It's an active low signal which indicates that the microcontroller is performing a memory or I/O read cycle. RD is floating during a bus hold or reset.	
7	ALE	Output	Address latch enable. Active high. This pin indicates that an address output on the AD bus. Address is guaranteed to be valid on the trailing edge of ALE. This pin is tri-stated during ONCE mode and is never floating during a bus hold or reset.	
8	ARDY	Input	Asynchronous ready. This pin performs the microcontroller that the address memory space or I/O device will complete a data transfer. The ARDY pin accepts a rising edge that is asynchronous to CLKOUTA and is active high. The falling edge of ARDY must be synchronized to CLKOUTA. Tie ARDY high, so the microcontroller is always asserted in the ready condition. If the ARDY is not used, tie this pin low to yield control to SRDY. Both SRDY and ARDY should be tied to high if the system need not assert wait-states by externality.	
9 10 11	$ \frac{\overline{S2}}{\overline{S1}} $ $ \overline{S0} $	Output	Bus cycle status. These pins are encoded to indicate the bus status. $\overline{S2}$ can be used as memory or I/O indicator. $\overline{S1}$ can be used as DT/ \overline{R} indicator. These pins are floating during bus holds and reset. Bus Cycle Encoding Description	



			S2	S1	<u>50</u>	Bus Cycle
			0	0	0	Interrupt acknowledge
			0	0	1	Read data from I/O
			0	1	0	Write data to I/O
			0	1	1	Halt
			1	0	0	Instruction fetch
			1	0	1	Read data from memory
			1	1	0	Write data to memory Passive
19	A19/PIO9		1	1	1	rassive
20	A18/PIO8		Addre	ess bus	Non-m	nultiplexed memory or I/O addresses. The
22	A17/PIO7	Output/Input				a CLKOUTA period earlier than the AD
23-37	A16-A2	1 1				high-impedance during bus holds or reset.
39, 40	A1, A0					
						ldress and data bus for memory or I/O
						ress is present during the t1 clock phase
78,80,82,84,8						se is in t2-t4 cycle.
6,88	AD0-AD7					and data phase of the AD bus cannot be
91,94		Immed/Outroot				bit when the BHE/ADEN pin is with
79,81,83,85,8	AD8-AD15	Input/Output				resistor during reset.
7,90						gh-impedance state during bus hold or this bus can also be used to load system
93,95						nation (with pull-up or pull-low resistors)
						egister when the reset input goes from low
			to hig		00111	ignificant when the reset input goes from its w
					byte.	This pin indicates the high byte data
						bus is to be written to a memory or I/O
42	$\overline{ ext{WHB}}$	Output	devic	e.		-
	,,,,,,,		WHE	is the	logic (OR of $\overline{\rm BHE}$ and $\overline{\rm WR}$.
			This	oin is flo	oating o	during reset or bus holds.
						This pin indicates the low byte data
					on the	bus is to be written to a memory or I/O
43	WLB	Output	devic	_		
					_	OR of WR and A0.
						during reset or bus holds.
						lge. Active high. The microcontroller will
						response to a HOLD request by external d of T4 or Ti. When the microcontroller is
						DA is high), the AD15-AD0, A19-A0,
	шъ					$\frac{1}{80}$ - $\frac{1}{81}$, $\frac{1}{80}$, $\frac{1}{80}$ - $\frac{1}{80}$, 1
44	HLDA	Output		_		
					_	, and the UCS, LCS, PCS6 - PCS5,
						d PCS3 - PCS0 will be driven high.
						cted as being low, the microcontroller will
				HLDA		ctive high. This pin indicates that another
45	HOLD	Input				ting the local bus.
						This pin performs the microcontroller
						mory space or I/O device will complete a
	SRDY/PIO6 Input/Outpu					SRDY pin accepts a falling edge that is
46		Input/Output	async	hronous	s to C	LKOUTA and is active high. SRDY is
	5KD 1/1 IOU	mpa/Output				limination of the one-half clock period
						y synchronize ARDY. Tie SRDY high, so
						is always asserted in the ready condition.
			If the	SKDY	is not	used, tie this pin low to yield control to



			ARDY.
			Both SRDY and ARDY should be tied to high if the system need not assert wait-states by externality.
48	DT/ R /PIO4	Output/Input	Data transmit or receive. This pin indicates the direction of data flow through an external data-bus transceiver. When DT/\overline{R} is asserted low, the microcontroller receives data.
			When DT/R is asserted high, the microcontroller writes data to the data bus. Data enable. This pin is provided as a data bus transceiver
49	DEN /PIO5	Output/Input	output enable. DEN is asserted during memory and I/O access. DEN is driven high when DT/R changes states. It is floating during bus hold or reset conditions.
96	S6/CLKDIV2/PIO29	Output/Input	Bus cycle status bit6/clock divided by 2. For S6 feature, this pin is low to indicate a microcontroller-initiated bus cycle or high to indicate a DMA-initiated bus cycle during T2, T3, Tw and T4. For CLKDIV2 feature. The internal clock of microcontroller is the external clock divided by 2. (CLKOUTA, CLKOUTB=X1/2) if this pin is held low during power-on reset. The pin is sampled on the rising edge of RST.
97	UZI /PIO26	Output/Input	Upper zero Indicate. This pin is the logical OR of the inverted A19-A16. It is asserted in the T1 and is held throughout the cycle.
		Chip Select	Unit Interface
50 51 68 69	MCS0 /PIO14 MCS1 /PIO15 MCS2 /PIO24	Output/Input	Midrange memory chip selects. For MCS feature, these pins are active low when the MMCS register is enabled to access a memory. The address ranges are programmable. MCS3 - MCS0 are held high during bus holds. When the
	MCS3 / RFSH /PIO25		LMCS register is programmed, pin69 is as a RFSH pin to auto refresh the PSAM.
57	UCS / ONCEI	Output/Input	Upper memory chip select/ONCE mode request 1. For UCS feature, this pin is active low when the system accesses the defined portion memory block of the upper 512K bytes (80000h-FFFFFh) memory region. UCS default active address region is from F0000h to FFFFFh after power-on reset. The address range for UCS is programmed by software. For ONCE1 feature, if ONCE0 and ONCE1 are sampled low
			on the rising edge of \overline{RST} , the microcontroller enters ONCE mode. In ONCE mode, all pins are high-impedance. This pin incorporates a weak pull-up resistor.
58	LCS/ONCE0	Output/Input	Lower memory chip select/ONCE mode request 0. For \overline{LCS} feature, this pin is active low when the microcontroller accesses the defined portion memory block of the lower 512K (00000h-7FFFFh) memory region. The address range for \overline{LCS} is programmed by software. For $\overline{ONCE0}$ feature, see \overline{UCS} / $\overline{ONCE1}$ description. This pin incorporates a weak pull-up resistor.
59 60	PCS6 /A2/PIO2 PCS5 /A1/PIO3	Output/Input	Peripheral chip selects/latched address bit. For PCS feature, these pins are active low when the microcontroller accesses the fifth or sixth region of the peripheral memory (I/O or memory space). The base address of PCS is programmable. These



pins are asserted with the AD address bus and are not floating during bus holds. For latched address bit feature. These pins output the latched address A2 and A1 when the EX bit in the PCS and MCS auxiliary register is cleared. The A2 and A1 retain previous latched data during bus holds. PCS3 /RTS1/RTR1/PIO19 PCS2 /CTS1 /ENRX1 /PIO18 PCS3 /RTS1/RTR1/PIO19 PCS2 /CTS1 /ENRX1 /PIO18 PCS3 /PIO16 PCS3 /PIO17 PCS0 /PIO16 PCS1 /PIO17 PCS0 /PIO17 PCS0 /PIO16 PCS1 /PIO17 PCS0 /PIO16 PCS0 /PIO17 PCS0 /P				1	
For latched address bit feature. These pins output the latched address A2 and A1 when the EX bit in the PCS and MCS auxiliary register is cleared. The A2 and A1 retain previous latched data during bus holds. PCS3/RTS1/RTR1/PIO19 PCS2/CTS1/ENRX1/PIO18 PCS3/PIO17 PCS0/PIO16 Interrupt Control Unit Interface Non-maskable interrupt. The NMI is the highest priority hardware interrupt and is non-maskable. When this pin is asserted (NMI transition from low to high), the microcontroller asserted with the multiplexed AD address bus and are not floating during bus holds. Interrupt Control Unit Interface Non-maskable interrupt. The NMI is the highest priority hardware interrupt and is non-maskable. When this pin is asserted (NMI transition from low to high), the microcontroller interrupt vector table. The NMI pin must be asserted for at least one CLKOUTA period to guarantee that the interropt is recognized to be either edge- or level-friggered. The requesting device must hold INT4 until the request is acknowledged to guarantee the tinerrupt request. Active high. This pin indicates that an interrupt request. Active high This pin indicates that an interrupt request. Active high This pin indicates that an interrupt request as exhowledged to guarantee interrupt request. Pror INT3 feature, except the differences in interrupt line and interrupt admits as exhowledged to guarantee interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. Input/Output Input/Output Input/Output Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, when the microcontroller is as a slave device, this pin is sacisated to indicate that an interrupt address vector, the function of INT3 is the same as that of INT4. For INTA6 feature, when the microcontroller is as a slave device, this pin is activated before SELECT is activated when the interrupt propers on the address and data bus. INTO must be activated before SELECT is activa					
auxiliary register is cleared. The A2 and A1 retain previous latched data during bus holds. PCS3/RTSI/RTRI/PIO19 63 PCS3/RTSI/RTRI/PIO19 65 PCS1/PIO17 PCS0/PIO16 Number of the M2 access the sea address can be programmed in the region from Output/Input/Output for Input/Output Flore Input/Output F					
latched data during bus holds. Peripheral chip selects. These pins are active low when the microcontroller accesses the defined memory area of the peripheral memory block (I/O or memory address). For I/O output/Input 00000h to 0FFFFh.					
PCS3 /RTSI /RTRI /PIO19 PCS2 /CTSI /ENRXI /PIO18 PCS1 /PIO16 PCS0 /PIO16 PCS					latched data during bus holds.
PCS3 /RTSI /RTRI /PIO19 PCS2 /CTSI /ENRXI /PIO18 PCS1 /PIO17 PCS0 /PIO16 PCS1 /PIO17 PCS0 /PIO16 PCS					
PCS2 / CTS1 / ENRXI / PIO18 Output/Input access, the base address can be programmed in the region from O00000 ht to PFFFF.			DCS2 / DTS1 / DTD1 /DIO10		
Output/Input Output O					
For memory address access, the base address can be focated in the IM-byste memory address region. These pins are asserted with the multiplexed AD address bus and are not floating during bus holds. Interrupt Control Unit Interface Non-maskable Interrupt. The NMI is the highest priority hardware interrupt and is non-maskable. When this pin is asserted (NMI transition from low to high), the microcontroller always transfers the address bus to the location specified by the non-maskable interrupt vector in the microcontroller interrupt vector table. The NMI pin must be asserted for at least one CLKOUTA period to guarantee that the interrupt is recognized. Maskable interrupt request 4. Active high. This pin indicates that an interrupt request has occurred. The microcontroller will jump to the INT4 address vector to execute the service routine if the INT4 is enabled. The interrupt input can be configured to be either edge- or level-triggered. The requesting device must hold INI4 until the request is acknowledged to guarantee interrupt request. For INT3 feature, except the differences in interrupt request interrupt request so acknowledged to guarantee interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. Input/Output				Output/Input	
Interrupt Control Unit Interface Non-maskable Interrupt. The NMI is the highest priority hardware interrupt and is non-maskable. When this pin is asserted (NMI transition from low to high), the microcontroller always transfers the address bus to the location specified by the non-maskable interrupt vector in the intercontroller interrupt vector table. The NMI pin must be asserted for at least one CLKOUTA period to guarantee that the interrupt is recognized. Maskable interrupt request 4. Active high. This pin indicates that an interrupt request bas occurred. The microcontroller will jump to the INT4 address vector to execute the service routine if the INT4 is enabled. The interrupt input can be configured to be either edge- or level-triggered. The requesting device must hold INT4 until the request is acknowledged to guarantee interrupt recognition. Maskable interrupt request 7. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. Input/Output					
Interrupt Control Unit Interface Non-maskable Interrupt. The NMI is the highest priority hardware interrupt and is non-maskable. When this pin is asserted (NMI transition from low to high), the microcontroller always transfers the address bus to the location specified by the non-maskable interrupt vector table. The NMI pin must be served for at least one CLKOUTA period to guarantee that the interrupt is recognized. Maskable interrupt request 4. Active high. This pin indicates that an interrupt request has occurred. The microcontroller will jump to the INT4 address vector to execute the service routine tif the INT4 is enabled. The interrupt input can be configured to be either edge- or level-triggered. The requesting device must hold INT4 until the request is acknowledged to guarantee interrupt recognition. Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt recognition.			PCS0/PIO16		
Interrupt Control Unit Interface					
hardware interrupt and is non-maskable. When this pin is asserted (NMI transition from low to high), the microcontroller always transfers the address but to the location specified by the non-maskable interrupt vector in the microcontroller interrupt vector table. The NMI pin must be asserted for at least one CLKOUTA period to guarantee that the interrupt is recognized. Maskable interrupt request 4. Active high. This pin indicates that an interrupt request has occurred. The microcontroller will jump to the INT4 address vector to execute the service routine to be either edge- or level-triggered. The requesting device must hold INT4 until the request is acknowledged to guarantee interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. Input/Output For INTA feature, in cascade mode or special fully-nested mode, this pin corresponds to INT1. For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave function of INT1 is the same as that of INT4. For SELECT			Inte	errupt Con	
asserted (NMI transition from low to high), the microcontroller always transfers the address bus to the location specified by the non-maskable interrupt vector in the microcontroller interrupt vector table. The NMI pin must be asserted for at least one CLKOUTA period to guarantee that the interrupt is recognized. Maskable interrupt request 4 Active high. This pin indicates that an interrupt request has occurred. The microcontroller will jump to the INT4 address vector execute the service routine to be either edge- or level-triggered. The requesting device must hold INT4 until the request is acknowledged to guarantee interrupt recognition. Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. Imput/Output For INTAI feature, in cascade mode or special fully-nested mode, this pin corresponds to INT1. For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTAO feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave limput/Output device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INTO must be activated before SELECT is activated when the interrupt controller.				_	Non-maskable Interrupt. The NMI is the highest priority
always transfers the address bus to the location specified by the non-maskable interrupt vector in the microcontroller interrupt vector table. The NMI pin must be asserted for at least one CLKOUTA period to guarantee that the interrupt is recognized. Maskable interrupt request 4. Active high. This pin indicates that an interrupt request has occurred. The microcontroller will jump to the INT4 address vector to execute the service routine if the INT4 is enabled. The interrupt input can be configured to be either edge- or level-triggered. The requesting device must hold INT4 until the request is acknowledged to guarantee interrupt recognition. Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. For INTAI feature, in cascade mode or special fully-nested mode, this pin corresponds to INT1. For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTAO feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTAO feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INTO must be activated before SELECT is activated when the interrupt tope appears on the bus.					
non-maskable interrupt vector in the microcontroller interrupt vector table. The NMI pin must be asserted for at least one CLKOUTA period to guarantee that the interrupt is recognized. Maskable interrupt request 4. Active high. This pin indicates that an interrupt request has occurred. The microcontroller will jump to the INT4 address vector to execute the service routine if the INT4 is enabled. The interrupt input can be configured to be either edge- or level-triggered. The requesting device must hold INT4 until the request is acknowledged to guarantee interrupt recognition. Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. Input/Output For INTA1 feature, in cascade mode or special fully-nested mode, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave limit of INT4. For SELECT feature, when the microcontroller is as a slave of INT4. For SELECT feature, when the microcontroller is as a slave of INT4. For SELECT feature, when the microcontroller is as a slave of INT4. For SELECT feature, when the microcontroller is as a slave of INT		47	NMI	Innut	
vector table. The NMI pin must be asserted for at least one CLKOUTA period to guarantee that the interrupt is recognized. Maskable interrupt request 4. Active high. This pin indicates that an interrupt request has occurred. The microcontroller will jump to the INT4 address vector to execute the service routine to be either edge- or level-triggered. The requesting device must hold INT4 until the request is acknowledged to guarantee interrupt recognition. Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. Input/Output Input/Outp		7/	141411	Input	
Maskable interrupt request 4. Active high. This pin indicates that an interrupt request has occurred. The microcontroller will jump to the INT4 address vector to execute the service routine Input/Output if the INT4 is enabled. The interrupt input can be configured to be either edge- or level-triggered. The requesting device must hold INT4 until the request is acknowledged to guarantee interrupt recognition. Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt request. For INT3 feature, except the differences in interrupt ine and interrupt address vector, the function of INT3 is the same as that of INT4. S3					vector table. The NMI pin must be asserted for at least one
that an interrupt request has occurred. The microcontroller will jump to the INT4 address vector to execute the service routine Input/Output if the INT4 is enabled. The interrupt input can be configured to be either edge- or level-triggered. The requesting device must hold INT4 until the request is acknowledged to guarantee interrupt recognition. Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. Input/Output Input/Ou	_				
Input/Output Inpu					
Input/Output if the INT4 is enabled. The interrupt input can be configured to be either edge- or level-triggered. The requesting device must hold INT4 until the request is acknowledged to guarantee interrupt recognition. Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. Input/Output For INTA feature, in cascade mode or special fully-nested mode, this pin corresponds to INT1. For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the functi					
hold INT4 until the request is acknowledged to guarantee interrupt recognition. Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt request 5 For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. Input/Output For INTA1 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT1. For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated befor SELECT is activated when the interrupt type appears on the bus.		52	INT4/PIO30	Input/Output	if the INT4 is enabled. The interrupt input can be configured to
interrupt recognition. Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 /PIO31 Input/Output Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.					
Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. Input/Output For INTAI feature, in cascade mode or special fully-nested mode, this pin corresponds to INT1. For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTAO feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.					
interrupt request. For INT3 feature, except the differences in interrupt line and interrupt address vector, the function of INT3 is the same as that of INT4. For INTAl feature, in cascade mode or special fully-nested mode, this pin corresponds to INT1. For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.	-				
is the same as that of INT4. Input/Output					interrupt request. For INT3 feature, except the differences in
Input/Output For INTAl feature, in cascade mode or special fully-nested mode, this pin corresponds to INT1. For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTAO feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.					
mode, this pin corresponds to INT1. For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTAO feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.		53	INT2/INTAI/IDO	Input/Qutput	
For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.		33	INTS/ INTAL/IRQ	Imput/Output	
Controller. Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTAO feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INTO must be activated before SELECT is activated when the interrupt type appears on the bus.					
Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.					
INT2 feature, except the differences in interrupt line and interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.	F				
Input/Output interrupt address vector, the function of INT2 is the same as that of INT4. For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.					
For INTAO feature, in cascade mode or special fully-nested mode, this pin corresponds to INTO. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INTO must be activated before SELECT is activated when the interrupt type appears on the bus.			n ma (T 1/0 :	interrupt address vector, the function of INT2 is the same as
mode, this pin corresponds to INT0. Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.		54	INT2/INTA0/PIO31	Input/Output	that of INT4.
Maskable interrupt request 1/slave select. For INT1 feature, except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.					
except the differences in interrupt line and interrupt address vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.	L				· •
vector, the function of INT1 is the same as that of INT4. For SELECT feature, when the microcontroller is as a slave device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INT0 must be activated before SELECT is activated when the interrupt type appears on the bus.					
Input/Output device, this pin is driven from the master interrupt controller decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INTO must be activated before SELECT is activated when the interrupt type appears on the bus.					vector, the function of INT1 is the same as that of INT4.
decoding. This pin is activated to indicate that an interrupt appears on the address and data bus. INTO must be activated before SELECT is activated when the interrupt type appears on the bus.					
appears on the address and data bus. INTO must be activated before SELECT is activated when the interrupt type appears on the bus.		55	INT1/SELECT	Input/Output	
INTO must be activated before SELECT is activated when the interrupt type appears on the bus.					
the interrupt type appears on the bus.					
	F	56	INT0	Input/Output	



			interrupt line and interrupt address vector, the function of INT0 is the same as that of INT4.
	T	imer Contr	ol Unit Interface
72 75	TMRIN1/PIO0 TMRIN0/PIO11	Input/Output	Timer input. These pins can be as clock or control signal input, which depends upon the programmed timer mode. After internally synchronizing low to high transitions on TMRIN, the timer controller increments. These pins must be pulled up if not being used.
73 74	TMROUT1/PIO1 TMROUT0/PIO10	Output/Input	Timer output. Depending on timer mode select, these pins provide single pulse or continuous waveforms. The duty cycles of the waveforms can be programmable. These pins are floating during a bus hold or reset.
		DMA Uı	nit Interface
76 77	DRQ1/INT6/PIO13 DRQ0/INT5/PIO12	Input/Output	DMA request. These pins are asserted high by an external device when the device is ready for DMA channel 1 or channel 0 to perform a transfer. These pins are level-triggered and internally synchronized. The DRQ signals are not latched and must remain active until finish is serviced. For INT6/INT5 function: When the DMA function is not being used, INT6/INT5 can be used as an additional external interrupt request. They share the corresponding interrupt types and register control bits. The INT6/5 are level-triggered only and must not necessary to be held until the interrupt is acknowledged. (Such high levels keep interrupt requests.)

Notes:

- 1. When PIO mode and direction registers are set, 32 MUX definition pins can be set as PIO pins. For example, the DRQ1/INT6/PIO13 (pin76) can be set as PIO13.
- 2. The PIO status during Power-On reset: PIO1, PIO10, PIO22 and PIO23 are input with pull-down, PIO4 to PIO9 are in normal operations, and the others are input with pull-up.

4.1 R8820-I I/O Characteristics of Each Pin

PQFP Pin NO.	Pin Name	Characteristics
71	RST	Schmitt Trigger input, with a 50K internal pull-up resistor
8	ARDY	Schmitt Trigger input, with a 50K internal pull-down resistor
45 47	HOLD NMI	CMOS input, with a 50K internal pull-down resistor
56 55	INT0 INT1/SELECT	Schmitt Trigger TTL input, with a 10K internal pull-down resistor
16 17	CLKOUTA CLKOUTB	8mA 3-State CMOS output
9	$\overline{\overline{S2}}$	Bi-directional I/O, with a 50 K internal pull-up resistor




		4mA TTL output				
10	$\overline{S1}$	4 A 2 C() CMOC				
11	$\overline{S0}$	4mA 3-State CMOS output				
43	WLB					
6	$\frac{RD}{RD}$	12mA 3-State CMOS output				
5	$\frac{RB}{WR}$	12mil 5 but on 105 output				
	****	Bi-directional I/O, with a 10K enabled/disabled internal				
19	A19/PIO9	pull-up resistor when functioning as PIO, for normal				
20	A18/PIO8	function, the 10K pull-up resistor is disabled. 16mA TTL				
22	A17/PIO7	output				
23	A16	output				
24	A15					
25	A14					
26	A13					
27	A12					
28	A11					
29	A10					
30	A9	16mA 3-State CMOS output				
31	A8	Tollia 3-State Civios output				
32	A7					
33	A6					
34	A5					
35	A4					
36	A3					
37	A2					
39	A1					
40 78	ADO					
80	AD0 AD1					
82	AD1 AD2					
84	AD2 AD3					
86	AD4					
88	AD5					
91	AD6					
94	AD7	Bi-directional I/O,				
79	AD8	16mA TTL output				
81	AD9					
83	AD10					
85	AD11					
87	AD12					
90	AD13					
93	AD14					
95	AD15					
_		Bi-directional I/O, with a 50 K internal pull-down				
7	ALE	resistor				
16	CDDV/DIO/	4mA TTL output				
46 74	SRDY/PIO6 TMROUT0/PIO10	Bi-directional I/O, with a 10K enabled/disabled internal				
73	TMROUTI/PIO1	pull-down resistor when functioning as PIO, for normal				
2	TXD0/PIO22	function, the 10k pull-down resistor is disabled.				
1	RXD0/PIO23	8mA TTL output.				
		Bi-directional I/O, with a 50 K internal pull-up resistor				
4	$\overline{\mathrm{BHE}}/\overline{\mathrm{ADEN}}$	4mA TTL output				
42		Bi-directional I/O, with a 50 K internal pull-up resistor				
42	WHB	12mA TTL output				




44	HLDA	4mA CMOS output
54	INT2/INTA 0/PIO31	Bi-directional I/O, with a 10K enabled/disabled internal
52	INT4/PIO30	pull-up resistor when functioning as PIO, for normal
		function, the 10k pull-up resistor is disabled.
		8mA TTL output,
		TTL Schmitt Trigger input
53	INT3/INTA1/IRQ	Bi-directional I/O, with a 10 K internal pull-up resistor 8mA TTL output,
33	IN13/IN1A1/IRQ	TTL Schmitt Trigger input
		Bi-directional I/O, with a 10 K internal pull-up resistor
57	UCS/ONCE1	8mA TTL output,
58	ICS/ONCE 0	TTL Schmitt Trigger input
49	DEN/PIO5	
48	$\mathrm{DT}/\overline{\mathrm{R}}/\mathrm{PIO4}$	
66	PCS0/PIO16	
65	PCS1/PIO17	
63	$\overline{PCS2}/\overline{CTS1}/\overline{ENRX1}/PIO18$	
62	$\overline{PCS3}/\overline{RTS1}/\overline{RTR1}/PIO19$	
60	PCS 5 /A1/PIO3	
59	PCS 6 /A2/PIO2	
50	MCS 0 /PIO14	
51	MCS 1 /PIO15	Bi-directional I/O, with a 10K enabled/disabled internal
68	MCS2 /PIO24	pull-up resistor when functioning as PIO, for normal
69	MCS3/RFSH/PIO25	function, the 10k pull-up resistor is disabled.
97	UZI/PIO26	8mA TTL output
96	S6/CLKDIV2/PIO29	
75	TMRIN0/PIO11	
72	TMRIN1/PIO0	
77	DRQ0/INT5/PIO12	
76	DRQ1/INT6/PIO13	
98	TXD1/PIO27	
99	RXD1/PIO28	
100	CTS0/ENRX0/PIO21	
3	$\overline{\text{RTS0}}/\overline{\text{RTR0}}/\text{PIO20}$	
1	1	





5. Basic Application System Block






6. Read/Write Timing Diagram







7. Crystal Characteristics



For fundamental-mode crystal:

Reference values

Frequency	10.8288MHz	19.66MHz	25MHz
Rf	None	None	None
C1	10Pf	10Pf	10Pf
C2	10Pf	10Pf	10Pf
C3	None	None	None
L	None	None	None

For third-overtone mode crystal:

Reference values

Frequency	22.1184M Hz
Rf	1M
C1	15Pf
C2	30Pf
C3	None
L	None



8. Execution Unit

8.1 General Registers

The R8820-I has eight 16-bit general registers. And the AX, BX, CX and DX can be subdivided into two 8-bit registers (AH, AL, BH, BL, CH, CL, DH and DL). The functions of these registers are described as follows.

AX: Word Divide, Word Multiply, Word I/O operation.

AL: Byte Divide, Byte Multiply, Byte I/O, Decimal Arithmetic, Translate operation.

AH: Byte Divide, Byte Multiply operation.

BX: Translate operation.

CX: Loops, String operation

CL: Variable Shift and Rotate operation.


DX: Word Divide, Word Multiply, Indirect I/O operation

SP: Stack operations (POP, POPA, POPF, PUSH, PUSHA, PUSHF)

BP: General-purpose registers which can be used to determine offset address of operands in Memory.

SI: String operations

DI: String operations



GENERAL REGISTERS



8.2 Segment Registers

R8820-I has four 16-bit segment registers, CS, DS, SS and ES. The segment registers contain the base addresses (starting location) of these memory segments, and they are immediately addressable for code (CS), data (DS & ES) and stack (SS) memory.

CS (**Code Segment**): The CS register points to the current code segment, which contains instruction to be fetched. The default location memory space for all instructions is 64K. The initial value of CS register is 0FFFFh.

DS (**Data Segment**): The DS register points to the current data segment, which generally contains program variables. The DS register is initialized to 0000H.

SS (**Stack Segment**): The SS register points to the current stack segment, which is for all stack operations, such as pushes and pops. The stack segment is used for temporary space. The SS register is initialized to 0000H.

ES (**Extra Segment**): The ES register points to the current extra segment which is typically for data storage, such as large string operations and large data structures. The ES register is initialized to 0000H.

15	8 7	0
	CS	Code Segment
	DS	Data Segment
	ss	Stack Segment
	ES	Extra Segment

SEGMENT REGISTERS

8.3 Instruction Pointer and Status Flags Registers

IP (**Instruction Pointer**): The IP is a 16-bit register and it contains the offset of the next instruction to be fetched. Software cannot be used to directly access the IP register and this register is updated by the Bus Interface Unit. It can be changed, saved or restored as a result of program execution. The IP register is initialized to 0000H and the <u>CS:IP</u> starting execution address is at 0FFFF0H.



Processor Status Flags Registers												AGS set Va	lue : 0	000h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			OF	DF	IF	TF	SF	ZF	Res	AF	Res	PF	Res	CF	

These flags reflect the status after the Execution Unit is executed.

Bit 15-12: Reserved

Bit 11: OF, Overflow Flag. If an arithmetic overflow has occurred, this flag will be set.

Bit 10: DF, Direction Flag. If this flag is set, the string instructions are in the process of incrementing addresses. If DF is cleared, the string instructions are in the process of decrementing addresses. Refer to the STD and CLD instructions for setting and clearing the DF flag.

Bit 9: IF, Interrupt-Enable Flag. Refer to the STI and CLI instructions for setting and clearing the IF flag.

Set 1: The CPU enables the maskable interrupt requests.

Set 0: The CPU disables the maskable interrupt requests.

Bit 8: TF, Trace Flag. Set to enable single-step mode for debugging; cleared to disable the single-step mode. If an application program sets the TF flag with the POPF or IRET instruction, a debug exception is generated after the instruction (The CPU automatically generates an interrupt after each instruction) that follows the POPF or IRET instruction.

Bit 7: SF, Sign Flag. If this flag is set, the high-order bit of the result of an operation is 1, indicating it is negative.

Bit 6: ZF, Zero Flag. If this flag is set, the result of operation is zero.

Bit 5: Reserved

Bit 4: AF, Auxiliary Flag. If this flag is set, there will be a carry from the low nibble to the high one or a borrow from the high nibble to the low one of the AL general-purpose register. It is used in BCD operation.

Bit 3: Reserved.


Bit 2: PF, Parity Flag. If this flag is set, the result of the low-order 8-bit operation has even parity.

Bit 1: Reserved

Bit 0: CF, Carry Flag. If CF is set, there will be a carry out or a borrow into the high-order bit of the instruction result.

8.4 Address Generation

The Execution Unit generates a 20-bit physical address to Bus Interface Unit by the Address Generation. Memory is organized in sets of segments. Each segment contains a 16-bit value. Memory is addressed with a two-component address that consists of a 16-bit segment and 16-bit offset. The Physical Address Generation figure describes how the logical address is transferred to the physical address.






9. Peripheral Control Block Registers

The peripheral control block can be mapped into either memory or I/O space by programming the FEh register. And it starts at FF00h in I/O space when the microprocessor is reset. The following table is the definitions of all the peripheral Control Block Registers, and the detailed descriptions will be arranged on the related Block Unit.

Offset (HEX)	Register Name	Page	Offset (HEX)	Register Name	Page
	Peripheral Control Block Relocation Register	26	70	PIO Mode 0 Register	84
	Disable Peripheral Clock Register	29	66	Timer 2 Mode/Control Register	70
	Reset Configuration Register	31	62	Timer 2 Maxcount Compare A Register	71
F4	Processor Release Level Register	26	60	Timer 2 Count Register	71
F2	Auxiliary Configuration Register	36	5E	Timer 1 Mode/Control Register	69
F0	Power-Save Control Register	28	5C	Timer 1 Maxcount Compare B Register	70
E6	Watchdog Timer Control Register	72	5A	Timer 1 Maxcount Compare A Register	70
E4	Enable RCU Register	85	58	Timer 1 Count Register	70
E2	Clock Pre-scaler Register	85	56	Timer 0 Mode/Control Register	67
E0	Memory Partition Register	85	54	Timer 0 Maxcount Compare B Register	69
DA	DMA 1 Control Register	63	52	Timer 0 Maxcount Compare A Register	69
D8	DMA 1 Transfer Count Register	63	50	Timer 0 Count Register	69
D6	DMA 1 Destination Address High Register	63	46	Power Down Configuration Register	29
D4	DMA 1 Destination Address Low Register	63	44	Serial Port 0 Interrupt Control Register	46
D2	DMA 1 Source Address High Register	64	42	Serial port 1 Interrupt Control Register	46
D0	DMA 1 Source Address Low Register	64	40	INT4 Control Register	47
CA	DMA 0 Control Register	60	3E	INT3 Control Register	47
C8	DMA 0 Transfer Count Register	62	3C	INT2 Control Register	48
C6	DMA 0 Destination Address High Register	62	3A	INT1 Control Register	48
C4	DMA 0 Destination Address Low Register	62	38	INT0 Control Register	49
C2	DMA 0 Source Address High Register	62	36	DMA 1/INT6 Interrupt Control Register	50
C0	DMA 0 Source Address Low Register	63	34	DMA 0/INT5 Interrupt Control Register	51
A8	PCS and MCS Auxiliary Register	40	32	Timer Interrupt Control Register	51
A6	Midrange Memory Chip Select Register	39	30	Interrupt Status Register	52
A4	Peripheral Chip Select Register	41	2E	Interrupt Request Register	53
A2	Low Memory Chip Select Register	38	2C	Interrupt In-Service Register	54
A0	Upper Memory Chip Select Register	37	2A	Priority Mask Register	55
88	Serial Port 0 Baud Rate Divisor Register	79	28	Interrupt Mask Register	56
86	Serial Port 0 Receive Register	79	26	Poll Status Register	57
84	Serial Port 0 Transmit Register	79	24	Poll Register	57
82	Serial Port 0 Status Register	78	22	End-of-Interrupt Register	57
80	Serial Port 0 Control Register	76	20	Interrupt Vector Register	58
7A	PIO Data 1 Register	82	18	Serial Port 1 Baud Rate Divisor Register	80
	PIO Direction 1 Register	82	16	Serial Port 1 Receive Register	80
76	PIO Mode 1 Register	83	14	Serial Port 1 Transmit Register	80
74	PIO Data 0 Register	83	12	Serial Port 1 Status Register	80
72	PIO Direction 0 Register	83	10	Serial Port 1 Control Register	79





The peripheral control block is mapped into either memory or I/O space by programming this register. When the other chip selects (\overline{PCSx} or \overline{MCSx}) are programmed to zero wait state and the external ready is ignored, the \overline{PCSx} or \overline{MCSx} can overlap the control block.

Bit 15: Reserved

Bit 14: S/\overline{M} , Slave/Master – Configure the interrupt controller

Set 0: Master mode, Set 1: Slave mode

Bit 13: Reserved


Bit 12: M/IO, Memory/IO space. At reset, this bit is set to 0 and the PCB map starts at FF00h in I/O space.

Set 1- The peripheral control block (PCB) is located in memory space.

Set 0- The PCB is located in I/O space.

Bit 11-0: R19-R8, Relocation Address Bits

The upper address bits of the PCB base address. The default of the lower eight bits is at 00h. When the PCB is mapped to I/O space, the R19-R16 must be programmed to 0000b.




Read-only register that specifies the processor release version and RDC identification number

Bit 15-8: Processor version

01h: version A, 02h: version B, 03h: version C, 04h: version D

Bit 7-0: RDC identification number - D9h

10. Power Save & Power Down



System Clock

The CPU provides power-save & power-down functions.

* Power-Save:

In power-save mode, users can program the Power-Save Control Register to divide the internal operating clock. Users can also disable each non-use peripheral clock by programming the Disable Peripheral Clock Register.

* Power-Down:

This CPU can enter power-down mode (stop clock) when the Power Down Configuration Register is programmed during the CPU is running in full speed mode or power-save mode. The CPU will be waked up when each one of the external INT0, INT1, INT2, INT3 and INT4 pins is active high and the CPU operating clock will get back to full speed mode if the INT function is serviced (the interrupt flag is enabled). If the interrupt flag is disabled, then the CPU will be waked up by INT, the operating clock will get back to the previous operating clock state, and the CPU executes the next program counter instruction. There is 19-bit counter time waiting the crystal clock to be stable when the CPU wakes up from stop clock mode.



Power-Save Control Register													t : F0h	: e: 000	Ωh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PSEN	MCSBIT	0	0	CBF	CBD	CAF	CAD	0	0	0	0	0	F2	F1	F0

Bit 15: **PSEN**, Enable Power-save Mode. This bit is cleared by hardware when an external interrupt occurs. This bit will not change when software interrupts (INT instruction) and exceptions occur.

Set 1: Enable power-save mode and divide the internal operating clock by the values in F2-F0.

Bit14: MCSBIT, MCS0 control bit. Set to 0: The MCS0 operates normally. Se 1: MCS0 is active over the entire MCSx range

Bit13-12: Reserved

Bit 11: CBF, CLKOUTB Output Frequency selection.

Set 1: CLKOUTB output frequency is the same as crystal input frequency.

Set 0: CLKOUTB output frequency is from the clock divisor, which is the same as that of microprocessor's internal clock.

Bit 10: CBD, CLKOUTB Drive Disable

Set 1: Disable the CLKOUTB. This pin will be three-stated.

Set 0: Enable the CLKOUTB.

Bit 9: CAF, CLKOUTA Output Frequency selection.

Set 1: CLKOUTA output frequency is the same as crystal input frequency.

Set 0: CLKOUTA output frequency is from the clock divisor, which is the same as that of microprocessor's internal clock.

Bit 8: CAD, CLKOUTA Drive Disable.

Set 1: Disable the CLKOUTA. This pin will be three-stated.

Dividor Fostor


Set 0: Enable the CLKOUTA.

Bit 7-3: Reserved

Bit 2-0: F2- F0, Clock Divisor Select.

FZ,	F1,	FU	 Divider Factor
0,	0,	0	 Divided by 1
0,	0,	1	 Divided by 2
0,	1,	0	 Divided by 4
0,	1,	1	 Divided by 8
1,	0,	0	 Divided by 16
1,	0,	1	 Divided by 32
1,	1,	0	 Divided by 64
1,	1,	1	 Divided by 128





Bit 15: Int Clk, Set 1 to stop the Interrupt controller clock

Bit 14: UART Clk, Set 1 to stop the asynchronous serial port controller clock

Bit 13: DMA Clk, Set 1 to stop the DMA controller clock

Bit 12: Timer Clk, Set 1 to stop the Timer controller clock

Bit 11-0: Reserved

Offset: 46h **Power Down Configuration Register** Reset Value: 00h 15 14 13 12 11 10 PWD 0 0 0 0 0 WIF 0 14 13

Bit 15: PWD, Power- Down Enable. When this bit is set to 1, the CPU will enter power-down mode, then the crystal clock will stop. The CPU will be waked up when an external INT (INT0 – INT4) is active high. It will wait 19-bit counter time for the crystal clock to be stable before the CPU is waked up.

Bit 14-9: Reserved

Bit 8: WIF, Wake-up Interrupt Flag. Read-only bit. When the CPU is waked up by interrupt from power-down mode, this bit will be set to 1 by hardware. Otherwise this bit is 0.


Bit 7-5: Reserved


Bit 4 -0: I4 -I0, Enable the external interrupt (INT4 – INT0) wake-up function.

Set these bits to 1 to make the INT pins function as power-down wake-up pins.

11. Reset

Processor initialization is accomplished with activation of the \overline{RST} pin. To reset the processor, this pin should be held low for at least seven oscillator periods. The Reset Status Figure shows the status of the \overline{RST} pin and the other related pins. When \overline{RST} goes from low to high, the state of input pins (with weak pull-ups or pull-downs) will be latched, and each pin will perform the individual function. The AD15-AD0 will be latched into the register F6h. $\overline{UCS}/\overline{ONCE1}$ and $\overline{LCS}/\overline{ONCE0}$ will enter ONCE mode (All of the pins will be floating except X1 and X2) when they are with pull-low resistors. The input clock will be divided by 2 when S6/ $\overline{CLKDIV2}$ is with a pull-low resistor. The AD15-AD0 bus will drive both of the address and data regardless of the DA bit setting during \overline{UCS} and \overline{LCS} cycles if $\overline{BHE}/\overline{ADEN}$ is with a pull-low resistor





Bit 15-0: RC, Reset Configuration AD15 - AD0.

The AD15 to AD0 must be with weak pull-up or pull-down resistors to correspond to contents when AD15-AD0 are latched into this register as the \overline{RST} pin goes from low to high. And the value of the reset configuration register provides the system information when this register is read by software. This register is read-only and the contents remain valid until the next processor reset.




12. Bus Interface Unit


The bus interface unit drives address, data and status, and control information to define a bus cycle. The bus A19-A0 are non-multiplexed memory or I/O address. The AD15-AD0 are multiplexed address and data bus for memory or I/O access. The $\overline{S2}$ - $\overline{S0}$ are encoded to indicate the bus status, which is described in the Pin Description table in page 10. The Basic Application System Block (page 17) and Read/Write Timing Diagram (page 18) describe the basic bus operation.

12.1 Memory and I/O Interface

The memory space consists of 1M bytes (512k 16-bit port) and the I/O space consists of 64k bytes (32k 16-bit port). Memory devices exchange information with the CPU during memory read, memory write and instruction fetch bus cycles. I/O read and I/O write bus cycles use a separate I/O address space. Only IN/OUT instructions can be used to access I/O address space, and information must be transferred between the peripheral devices and the AX register. The first 256 bytes of I/O space can be accessed directly by the I/O instructions. The entire 64k-byte I/O address space can be accessed indirectly, through the DX register. I/O instructions always force address A19-A16 to be low-level.



Memory and I/O Space




Physical Data Bus Models

12.2 Data Bus

The memory address space data bus is physically implemented by dividing the address space into two banks of up to 512k bytes. One bank connects to the lower half of the data bus and contains the even-addressed bytes (A0=0) and the other bank connects to the upper half of the data bus and contains odd-addressed bytes (A0=1). A0 and \overline{BHE} determine whether one bank or both banks participate in the data transfer.


12.3 Wait States


Wait states extend the data phase of the bus cycle. The ARDY or SRDY input with low level will be inserted wait states in. If R2 bit=0, users can also insert wait states by programming the internal chip select registers. The R2 bit of UMCS (offset 0A0h) default is low, so ARDY or SRDY should be in ready state (with pull-high resistors) when at power on reset or external reset. The wait-state counter value is decided by the R3, R1 and R0 bits in each chip select register. There are five groups of R3, R1 and R0 bits in the registers offset A0h, A2h, A4h, A6h and A8h, and each group is independent.



12.4 Bus Hold

When the bus hold is requested by another bus master (HOLD is active high), the microprocessor will issue an HLDA in response to a HOLD request at the end of T4 or Ti. When the microprocessor is in hold status (HLDA is high), AD15-AD0, $\overline{\text{A19-A0}}$, $\overline{\text{WR}}$, $\overline{\text{RD}}$, $\overline{\text{DEN}}$, $\overline{\text{S1-S0}}$, $\overline{\text{S6}}$, $\overline{\text{BHE}}$, $\overline{\text{DT/R}}$, $\overline{\text{WHB}}$ and $\overline{\text{WLB}}$ are floating, and $\overline{\text{UCS}}$, $\overline{\text{LCS}}$, $\overline{\text{PCS6-PCS5}}$, $\overline{\text{MCS3-MCS0}}$ and $\overline{\text{PCS3-PCS0}}$ will be driven high. After HOLD is detected as being low, the microprocessor will lower the HLDA.





12.5 Bus Width

The R8820-I default is 16-bit bus access and the bus can be programmed as 8-bit or 16-bit access when memory or I/O access is located in the \overline{LCS} , \overline{MCSx} or \overline{PCSx} address space. The \overline{UCS} code-fetched selection is 16-bit bus width, which cannot be changed by programming the register.



Bit 15-7: Reserved.

Bit 6: ENRX1, Enable the Receiver Request of Serial port 1.

Set 1: The $\overline{CTS1}/\overline{ENRX1}$ pin is configured as $\overline{ENRX1}$

Set 0: The $\overline{CTS1}/\overline{ENRX1}$ pin is configured as $\overline{CTS1}$

Bit 5: RTS1, Enable Request to Send of Serial port 1.

Set 1: The $\overline{RTR1}/\overline{RTS1}$ pin is configured as $\overline{RTS1}$

Set 0: The $\overline{RTR1}/\overline{RTS1}$ pin is configured as $\overline{RTR1}$

Bit 4: ENRX0, Enable the Receiver Request of Serial port 0.

Set 1: The $\overline{\text{CTS0}}/\overline{\text{ENRX0}}$ pin is configured as $\overline{\text{ENRX0}}$

Set 0: The $\overline{\text{CTS0}}/\overline{\text{ENRX0}}$ pin is configured as $\overline{\text{CTS 0}}$

Bit 3: RTS0, Enable Request to Send of Serial port 0.

Set 1: The $\overline{RTR0}/\overline{RTS0}$ pin is configured as $\overline{RTS0}$

Set 0: The $\overline{RTR0}/\overline{RTS0}$ pin is configured as $\overline{RTR0}$

Bit 2: LSIZ, \overline{LCS} Data Bus Size selection. This bit cannot be changed while it is executed from the \overline{LCS} space or while the Peripheral Control Block is overlaid with \overline{PCS} space.

Set 1: 8-bit data bus access when the memory access is located in the \overline{LCS} memory space.

Set 0: 16-bit data bus access when the memory access is located in the \overline{LCS} memory space.

Bit 1: MSIZ, MCSx and PCSx Memory Data Bus Size selection. This bit cannot be changed while it is executed from the associated address space or while the Peripheral Control Block is overlaid on this address space.


Set 1: 8-bit data bus access when the memory access is located in the selection memory space.

Set 0: 16-bit data bus access when the memory access is located in the selection memory space.

Bit 0: IOSIZ, I/O Space Data Bus Size selection. This bit determines the width of the data bus for all I/O space accesses.

Set 1: 8-bit data bus access.

Set 0: 16-bit data bus access.



13. Chip Select Unit

The Chip Select Unit provides 12 programmable chip select pins to access a specific memory or peripheral device. The chip selects are programmed through five peripheral control registers (A0h, A2h, A4h, A6h and A8h) and all of the chip selects can be inserted wait states in by programming the peripheral control register.

13.1 UCS

The \overline{UCS} default is active on reset for programming code access. The memory active range is upper 512k (80000h – FFFFFh), which is programmable. And the default memory active range of \overline{UCS} is 64k (F0000h – FFFFFh). The \overline{UCS} will be active to drive low four CLKOUTA oscillators if no wait state is inserted. There are three wait states inserted to \overline{UCS} active cycle on reset.

Upper Memory Chip Select Register													set : A set Va	.0h lue :F()3Bh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	 LB2 - LB0			0	0	0	0	DA	0	1	1	1	R2	R1	R0

Bit 15: Reserved

Bit 14-12: LB2-LB0, Memory block size selection for UCS chip select pin.

The active region of the \overline{UCS} chip select pin can be configured by LB2-LB0.

The default memory block size is from F0000h to FFFFFh.

LB2, LB1, LB0 ---- Memory Block size, Start address, End Address

1,	1,	1	 64k	, F0000h	, FFFFFh
1,	1,	0	 128k	, E0000h	, FFFFFh
1,	0,	0	 256k	, C0000h	, FFFFFh
0,	0,	0	 512k	, 80000h	, FFFFFh

Bit 11-8: Reserved

Bit 7: DA, Disable Address. If the $\overline{BHE}/\overline{ADEN}$ pin is held high on the rising edge of \overline{RST} , the DA bit is valid to enable/disable the address phase of the AD bus. If the $\overline{BHE}/\overline{ADEN}$ pin is held low on the rising edge of \overline{RST} , the AD bus will always drive both the address and data, regardless of the DA bit setting.

Set 1: Disable the address phase of the AD15 – AD0 bus cycle when \overline{UCS} is asserted.

Set 0: Enable the address phase of the AD15 – AD0 bus cycle when \overline{UCS} is asserted.

Bit 6-3: Reserved

Bit 2: R2, Ready Mode. This bit is used to configure the ready mode for \overline{UCS} chip select.

Set 1: external ready is ignored.

Set 0: external ready is required.

Bit 1-0: R1-R0, Wait-State values. When R2 is set to 0, wait states can be inserted into an access to the \overline{UCS} memory area. (R1,R0) = (0,0) -- 0 wait state; (R1,R0) = (0,1) -- 1 wait state;

```
(R1,R0) = (1,0) -- 2 wait states ; (R1,R0) = (1,1) -- 3 wait states
```



13.2 LCS

The lower 512k bytes (00000h-7FFFh) memory region chip selects. The memory active range is programmable, which has no default size on reset. So the A2h register must be programmed first before the target memory range is accessed. The \overline{LCS} pin is not active on reset, but any read or write access to the A2h register activates this pin.

Low Memory Chip Select Register													set : A set Va	2h lue : -	_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	U	I B2 - UE	30	1	1	1	1	DA	PSE	1	1	1	R2	R1	R0

Bit 15: Reserved

Bit 14-12: UB2-UB0, Memory block size selection for \overline{LCS} chip select pin

The active region of the \overline{LCS} chip select pin can be configured by UB2-UB0.

The LCS pin is not active on reset, but any read or write access to the A2h (LMCS) register activates this pin.

0, 1, 1 ---- 256k , 00000h , 3FFFFh 1, 1, 1 ---- 512k , 00000h , 7FFFFh

Bit 11-8: Reserved

Bit 7: DA, Disable Address. If the $\overline{BHE}/\overline{ADEN}$ pin is held high on the rising edge of \overline{RST} , the DA bit will be valid to enable/disable the address phase of the AD bus. If the $\overline{BHE}/\overline{ADEN}$ pin is held low on the rising edge of \overline{RST} , the AD bus will always drive the address and data.

Set 1: Disable the address phase of the AD15 – AD0 bus cycle when \overline{LCS} is asserted.

Set 0: Enable the address phase of the AD15 – AD0 bus cycle when \overline{LCS} is asserted.

Bit 6: PSE, PSRAM Mode Enable. This bit is used to enable PSRAM support for the \overline{LCS} chip select memory space. The refresh control unit registers E0h, E2h and E4h must be configured for auto refresh before PSRAM support is enabled.

PSE set to 1: PSRAM support is enabled.

PSE set to 0: PSRAM support is disabled.

Bit 5-3: Reserved

Bit 2: R2, Ready Mode. This bit is used to configure the ready mode for \overline{LCS} chip select.

Set 1: external ready is ignored.

Set 0: external ready is required.

Bit 1-0: R1-R0, Wait-State values. When R2 is set to 0, wait states can be inserted into an access to the \overline{LCS} memory area.

```
(R1,R0) = (0,0) -- 0 wait state; (R1,R0) = (0,1) -- 1 wait state

(R1,R0) = (1,0) -- 2 wait states; (R1,R0) = (1,1) -- 3 wait states
```



$13.3 \overline{MCSx}$

The memory block of $\overline{MCS3}$ - $\overline{MCS0}$ can be located in anywhere within the 1M-byte memory space, exclusive of the areas associated with the \overline{UCS} and \overline{LCS} chip selects. The maximum \overline{MCSx} active memory range is 512k bytes. The 512k \overline{MCSx} block size can only be used when located at address 00000h, and the \overline{LCS} chip selects must not be active in this case. Locating a 512k \overline{MCSx} block size at 80000h always conflicts with the range of \overline{UCS} and is not allowed. The \overline{MCSx} chip selects are programmed through two registers A6h and A8h, and these select pins are not active on reset. Both A6h and A8h registers must be accessed with a read or write to activate $\overline{MCS3}$ - $\overline{MCS0}$. There aren't default values on A6h and A8h registers, so the A6h and A8h must be programmed first before $\overline{MCS3}$ - $\overline{MCS0}$ are active.

Midranage Memory Chip Select Register Offset : A6h 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 BA19 - BA13 1 <t

Bit 15-9: BA19-BA13, Base Address. The BA19-BA13 correspond to bits 19-13 of the 1M-byte (20-bits) programmable base address of the MCS chip select block. The bits 12 to 0 of the base address are always 0. The base address can be set to any integer multiple of the size of the memory block size selected in these bits. For example, if the midrange block is 32Kbytes, only the bits BA19 to BA15 can be programmed. Therefore the block address could be located at 20000h or 38000h but not at 22000h.

The base address of the \overline{MCS} chip select can be set to 00000h only if the \overline{LCS} chip select is not active. And the \overline{MCS} chip select address range is not allowed to overlap the \overline{LCS} chip select address range. The \overline{MCS} chip select address range is also not allowed to overlap the \overline{UCS} chip select address range.

Bit 8-3: Reserved

Bit 2: R2, Ready Mode. This bit is configured to enable/disable the wait states inserted for the \overline{MCS} chip selects. The R1 and R0 bits of this register determine the number of wait states to be inserted.

Set 1: external ready is ignored

Set 0: external ready is required

Bit 1-0: R1-R0, Wait-State values. The R1 and R0 determine the number of wait states inserted into an \overline{MCS} access.

(R1,R0): (1,1)-3 wait states, (1,0)-2 wait states, (0,1)-1 wait state, (0,0)-0 wait state



PC	S and	d MC	S Au	xiliar	y Re	giste	r					_	set : A set Va	.8h lue : -	_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1								EX	MS	1	1	1	R2	R1	R0

Bit 15: Reserved

Bit 14-8: M6-M0, MCS Block Size. These bits determines the total block size for the MCS3 - MCS0 chip selects. Each individual chip select is active for one quarter of the total block size. For example, if the block size is 32K bytes and the base address is located at 20000h. The individual active memory address range of $\overline{MCS3}$ to $\overline{MCS0}$ is $\overline{MCS0}$ – 20000h to 21FFF, $\overline{MCS1}$ -22000 to 23FFFh, $\overline{MCS2}$ - 24000h to 25FFFh, $\overline{MCS3}$ - 26000h to 27FFFh. MCSx total block size is defined by M6-M0,

<u>M6-M0</u>	, <u>To</u>	tal block si	ize, MCS	x address active range
0000001b	,	8k	,	2k
0000010b	,	16k	,	4k
0000100b	,	32k	,	8k
0001000b	,	64k	,	16k
0010000b	,	128k	,	32k
0100000b	,	256k	,	64k
1000000b	,	512k	,	128k

Bit 7: EX, Pin Selector. This bit configures the multiplexed output which the PCS6 - PCS5 pins function as chip selects or A2-A1.

Set 1: PCS6 and PCS5 are configured as peripheral chip select pins.

Set 0: $\overline{PCS6}$ is configured as address bit A2 and $\overline{PCS5}$ is configured as A1.

Bit 6: MS, Memory or I/O space Selector.

Set 1: The \overline{PCSx} pins are active for memory bus cycle.

Set 0: The \overline{PCSx} pins are active for I/O bus cycle.

Bit 5-3: Reserved

Bit 2: R2, Ready Mode. This bit is configured to enable/disable the wait states inserted for the PCS5 and PCS6 chip selects.

The R1 and R0 bits of this register determine the number of wait states to be inserted.

Set 1: external ready is ignored


Set 0: external ready is required

Bit 1-0: R1-R0, Wait-State values. The R1 and R0 determine the number of wait states inserted into a PCS5 - PCS6 access. (R1,R0): (1,1)-3 wait states, (1,0)-2 wait states, (0,1)-1 wait state, (0,0)-0 wait state



$13.4 \overline{PCSx}$

In order to define these pins, the peripheral or memory chip selects are programmed through the A4h and A8h register. The base address memory block can be located at anywhere within the 1M-byte memory space, exclusive of the areas associated with the \overline{UCS} , \overline{LCS} and \overline{MCS} chip selects. If the chip selects are mapped to I/O space, the access range is 64k bytes. $\overline{PCS6}$ $-\overline{PCS5}$ can be configured from 0 wait state to 3 wait states. $\overline{PCS3}$ $-\overline{PCS0}$ can be configured from 0 wait state to 15 wait states.



Bit 15-7: BA19-BA11, Base Address. BA19-BA11 correspond to bit 19-11 of the 1M-byte (20-bits) programmable base address of the \overline{PCS} chip select block. When the \overline{PCS} chip selects are mapped to I/O space, BA19-BA16 must be written to 0000b because the I/O address bus is only 64K bytes (16-bits) wide.

PCSx address range:

PCS0 Base Address+255 Base Address PCS₁ Base Address+256 Base Address+511 PCS2 Base Address+512 Base Address+767 PCS3 Base Address+768 Base Address+1023 PCS5 Base Address+1280 -Base Address+1535 Base Address+1536 -Base Address+1791 PCS6

Bit 6-4: Reserved

 $\textbf{Bit 3: R3; Bit 1-0: R1-R0} \ , \textbf{Wait-State Values}. \ The \ R3, \ R1 \ and \ R0 \ determine \ the \ number \ of \ wait \ states \ inserted \ into \ a$

PCS3 - PCS0 access.


R3,	R1,	$\mathbf{R0}$	 Wait States
0,	0,	0	 0
0,	0,	1	 1
0,	1,	0	 2
0,	1,	1	 3
1,	0,	0	 5
1,	0,	1	 7
1,	1,	0	 9
1,	1,	1	 15

Bit 2: R2, Ready Mode. This bit is configured to enable/disable the wait states inserted for the PCS3 - PCS0 chip selects.

The R3, R1 and R0 bits determine the number of wait states to be inserted.

Set 1: external ready is ignored Set 0: external ready is required

14. Interrupt Controller Unit




Interrupt Control Unit Block Diagram


There are 16 interrupt request sources connected to the controller: 7 maskable interrupt pins (INT0 – INT6); 2 non-maskable interrupts (NMI, WDT); 7 internal unit request sources (Timer 0, 1 and 2; DMA 0 and 1; Asynchronous serial port 0 and 1).

14.1 Master Mode and Slave Mode


The interrupt controller can be programmed as a master or slave mode. (To program FEh, bit 14), the master mode has two connections: Fully Nested Mode connection or Cascade Mode connection.



Fully Nested Mode Connections



Cascade Mode Connection



Slave Mode Connection



14.2 Interrupt Vector, Type and Priority

The following table shows the interrupt vector addresses, type and the priority. The maskable interrupt priority can be changed by programming the priority register. The Vector addresses for each interrupt are fixed.

Interrupt source	Interrupt	Vector	EOI	Priority	Note
	Type	Address	Type		
Divide Error Exception	00h	00h		1	
Trace interrupt	01h	04h		1-1	*
NMI	02h	08h		1-2	*
Breakpoint Interrupt	03h	0Ch		1	
INTO Detected Over Flow Exception	04h	10h		1	
Array Bounds Exception	05h	14h		1	
Undefined Opcode Exception	06h	18h		1	
ESC Opcode Exception	07h	1Ch		1	
Timer 0	08h	20h	08h	2-1	*/**
Reserved	09h				
DMA 0/INT5	0Ah	28h	0Ah	3	**
DMA 1/INT6	0Bh	2Ch	0Bh	4	**
INT0	0Ch	30h	0Ch	5	
INT1	0Dh	34h	0Dh	6	
INT2	0Eh	38h	0Eh	7	
INT3	0Fh	3Ch	0Fh	8	
INT4	10h	40h	10h	9	
Asynchronous Serial port 1	11h	44h	11h	9	
Timer 1	12h	48h	08h	2-2	*/**
Timer 2	13h	4Ch	08h	2-3	*/**
Asynchronous Serial port 0	14h	50h	14h	9	
Reserved	15h-1Fh				

Note *: When the interrupt occurs in the same time, the priority is (1-1 > 1-2); (2-1 > 2-2 > 2-3)

Note **: The interrupt types of these sources are programmable in slave mode.

14.3 Interrupt Requests


When an interrupt is requested, the internal interrupt controller verifies the interrupt is enabled (The IF flag is enabled, no MSK bit set) and that there are no higher priority interrupt requests being serviced or pending. If the interrupt is granted, the interrupt controller uses the interrupt type to access a vector from the interrupt vector table.

If the external INT is active (level-triggered) to request the interrupt controller service, and the INT pins must be held till the microcontroller enters the interrupt service routine. There is no interrupt-acknowledge output when running in fully nested mode, so the PIO pin should be used to simulate the interrupt-acknowledge pin if necessary.



14.4 Interrupt Acknowledge

The processor requires the interrupt type as an index into the interrupt table. The internal interrupt can provide the interrupt type or an external controller can provide the interrupt type. The internal interrupt controller provides the interrupt type to the processor without external bus cycles generation. When an external interrupt controller is providing the interrupt type, the processor generates two acknowledge bus cycles, and the interrupt type is written to the AD15-AD0 lines by the external interrupt controller.




14.5 Programming the Registers

Software is used to program the registers (**Master mode:** 44h, 42h, 40h, 3Eh, 3Ch, 3Ah, 38h, 36h, 34h, 32h, 30h, 2Eh, 2Ch, 2Ah, 28h, 26h, 24h and 22h; **Slave Mode:** 3Ah, 38h, 36h, 34h, 32h, 30h, 2Eh, 2Ch, 2Ah, 28h, 22h and 20h) to define the interrupt controller operation.



Serial Port 0 Interrupt Control Register

Offset : 44h Reset Value : 001Fh



(Master Mode)

Bit 15-4: Reserved

Bit 3: MSK, Mask. Set 1: Mask the interrupt source of the asynchronous serial port 0.

Set 0: Enable the serial port 0 interrupt.

Bit 2-0: PR2-PR0, Priority. These bits determine the priority of the serial ports related to the other interrupt signals.

The priority selection:


PR2, PR1, PR0 -- Priority

0	,	0,	0	 0	(High)
0	,	0,	1	 1	
0	,	1,	0	 2	
0	,	1,	1	 3	
1	,	0,	0	 4	
1	,	0,	1	 5	
1	,	1,	0	 6	
1	,	1,	1	 7	(Low)

Serial Port 1 Interrupt Control Register

Offset : 42h

Reset Value : 000Fh



(Master Mode)

Bit 15-4: Reserved

Bit 3: MSK, Mask. Set 1: Mask the interrupt source of the asynchronous serial port 1.

Set 0: Enable the serial port 1 interrupt.


(Low)

Bit 2-0: PR2-PR0, Priority. These bits determine the priority of the serial ports related to the other interrupt signals.

The priority selection:

PR2, PR1, PR0 -- Priority





(Master Mode)

Bit 15- 8, bit 6-5: Reserved

Bit 7: ETM, Edge trigger enable. When this bit is set to 1 and Bit 4 set to 0, an interrupt is triggered by a low to high edge.

The low to high edge will be latched (one level) till this interrupt is serviced.

Bit 4: LTM, Level-Triggered Mode.

Set 1: An interrupt is triggered by high active level.

Set 0: An interrupt is triggered by the low to high edge.


Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of INT4

Set 0: Enable the INT4 interrupt.

Bit 2-0: PR, Interrupt Priority

These bit settings for priority selection are the same as those of bit 2-0 of Register 44h.



(Master Mode)

Bit 15-8, bit 6-5: Reserved

Bit 7: ETM, Edge trigger enable. When this bit is set to 1 and Bit 4 set to 0, an interrupt is triggered by a low to high edge.

The low to high edge will be latched (one level) till this interrupt is serviced.

Bit 4: LTM, Level-Triggered Mode.

Set 1: An interrupt is triggered by high active level.

Set 0: An interrupt is triggered by the low to high edge.

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of INT3

Set 0: Enable the INT3 interrupt.

Bit 2-0: PR, Interrupt Priority



(Master Mode)

Bit 15-8, bit 6-5: Reserved

Bit 7: ETM, Edge trigger enable. When this bit is set to 1 and Bit 4 set to 0, an interrupt is triggered by a low to high edge. The low to high edge will be latched (one level) till this interrupt is serviced.

Bit 4: LTM, Level-Triggered Mode.

Set 1: An interrupt is triggered by high active level.

Set 0: An interrupt is triggered by the low to high edge.


Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of INT2

Set 0: Enable the INT2 interrupt.

Bit 2-0: PR, Interrupt Priority

These bit settings for priority selection are the same as those of bit 2-0 of Register 44h.



(Master Mode)

Bit 15-8: Reserved

Bit 7: ETM, Edge trigger enable. When this bit is set to 1 and Bit 4 set to 0, an interrupt is triggered by a low to high edge.

The low to high edge will be latched (one level) till this interrupt is serviced.

Bit 6: SFNM, Special Fully Nested Mode. Set 1: Enable the special fully nested mode of INT1

Bit 5: C, Cascade Mode. Set this bit to 1 to enable the cascade mode for INT1 or INT0.

Bit 4: LTM, Level-Triggered Mode. Set 1: An interrupt is triggered by high active level.


Set 0: An interrupt is triggered by the low to high edge.

Bit 3: MSK, Mask. Set 1: Mask the interrupt source of INT1

Set 0: Enable the INT1 interrupt.

Bit 2-0: PR, Interrupt Priority





(Slave Mode), This register is for timer 2 interrupt control, reset value is 0000h

Bit 15-4: Reserved


Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the Timer 2

Set 0: Enable the Timer 2 interrupt.

Bit 2-0: PR, Interrupt Priority

These bit settings for priority selection are the same as those of bit 2-0 of Register 44h.



(Master Mode)

Bit 15-8: Reserved

Bit 7: ETM, Edge trigger enable. When this bit is set to 1 and Bit 4 set to 0, an interrupt is triggered by a low to high edge.

The low to high edge will be latched (one level) till this interrupt is serviced.

Bit 6: SFNM, Special Fully Nested Mode.

Set 1: Enable the special fully nested mode of INTO.

Bit 5: C, Cascade Mode. Set this bit to 1 to enable the cascade mode for INT1 or INT0.

Bit 4: LTM, Level-Triggered Mode.

Set 1: An interrupt is triggered by high active level.

Set 0: An interrupt is triggered by the low to high edge.

Bit 3: MSK, Mask.


Set 1: Mask the interrupt source of INT0

Set 0: Enable the INT0 interrupt.

Bit 2-0: PR, Interrupt Priority







(Slave Mode), For Timer 1 interrupt control register, reset value is 0000h

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of timer 1

Set 0: Enable the timer 1 interrupt.

Bit 2-0: PR, Interrupt Priority

These bit settings for priority selection are the same as those of bit 2-0 of Register 44h.

DMA 1/INT6 Interrupt Control Register

Offset: 36h Reset Value: 000Fh

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	MSK	PR2	PR1	PR0

(Master Mode)

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the DMA 1 controller

Set 0: Enable the DMA 1 controller interrupt.

Bit 2-0: PR, Interrupt Priority

These bit settings for priority selection are the same as those of bit 2-0 of Register 44h.

DMA 1/INT6 Interrupt Control Register

Offset: 36h

Reset Value: 0000h

													u		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	MSK	PR2	PR1	PR0

(Slave Mode), reset value is 0000h

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the DMA 1 controller

Set 0: Enable the DMA 1 controller interrupt.

Bit 2-0: PR, Interrupt Priority



DMA 0/INT5 Interrupt Control Register

Offset : 34h Reset Value : 000Fh

15									6						
0	0	0	0	0	0	0	0	0	0	0	0	MSK	PR2	PR1	PR0

(Master Mode)

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the DMA 0 controller

Set 0: Enable the DMA 0 controller interrupt.

Bit 2-0: PR, Interrupt Priority

These bit settings for priority selection are the same as those of bit 2-0 of Register 44h.

DMA 0/INT5 Interrupt Control Register												_	set : 3 set Va	4h lue : 0	000h
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	MSK	PR2	PR1	PR0

(Slave Mode)

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the DMA 0 controller

Set 0: Enable the DMA 1 controller interrupt.

Bit 2-0: PR, Interrupt Priority

These bit settings for priority selection are the same as those of bit 2-0 of Register 44h.

Timer Interrupt Control Register													Offset : 32h Reset Value : 000Fh					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	0	0	0	0	0	0	0	0	0	0	0	0	MSK	PR2	PR1	PR0		

(Master Mode)

Bit 15-4: Reserved

Bit 3: MSK, Mask. Set 1: Mask the interrupt source of the timer controller

Set 0: Enable the timer controller interrupt.

Bit 2-0: PR, Interrupt Priority



(Slave Mode)

Bit 15-4: Reserved


Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the timer 0 controller

Set 0: Enable the timer 0 controller interrupt.

Bit 2-0: PR, Interrupt Priority

These bit settings for priority selection are the same as those of bit 2-0 of Register 44h.



(Master Mode)


Bit 15: DHLT, DMA Halt.

Set 1: Halt any DMA activity when non-maskable interrupts occur.

Set 0: When an IRET instruction is executed.

Bit 14-3: Reserved.

Bit 2-0: TMR2-TMR0, Set 1: Indicate the corresponding timer has an interrupt request pending.



(Slave Mode)

Bit 15: DHLT, DMA Halt.

Set 1: Halt any DMA activity when non-maskable interrupts occur.

Set 0: When an IRET instruction is executed.

Bit 14-3: Reserved.

Bit 2-0: TMR2-TMR0, Set 1: Indicate the corresponding timer has an interrupt request pending.



(Master Mode)

The Interrupt Request register is a read-only register. For internal interrupts (SP0, SP1, D1/I6, D0/I5 and TMR), the corresponding bit is set to 1 when the device requests an interrupt. The bit is reset during the internally generated interrupt acknowledge. For INT4-INT0 external interrupts, the corresponding bit (I4-I0) reflects the current value of the external signal.

Bit 15-11: Reserved.

Bit 10: SP0, Serial Port 0 Interrupt Request. Indicate the interrupt state of the serial port 0.

Bit 9: SP1, Serial Port 1 Interrupt Request. Indicate the interrupt state of the serial port 1.

Bit 8-4: I4-I0, Interrupt Requests.

Set 1: The corresponding INT pin has an interrupt pending.


Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt Request.

Set 1: The corresponding DMA channel or INT has an interrupt pending.

Bit 1: Reserved.

Bit 0: TMR, Timer Interrupt Request.

Set 1: The timer control unit has an interrupt pending.



(Slave Mode)

The Interrupt Request register is a read-only register. For internal interrupts (D1/I6, D0/I5, TMR2, TMR1 and TMR0), the corresponding bit is set to 1 when the device requests an interrupt. The bit is reset during the internally generated interrupt acknowledge.

Bit 15-6, 1: Reserved.

Bit 5-4: TMR2/TMR1, Timer2/Timer1 Interrupt Request.

Set 1: Indicate the state of any interrupt requests form the associated timer.

Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt Request.

Set 1: Indicate the corresponding DMA channel or INT has an interrupt pending.

Bit 0: TMR0, Timer 0 Interrupt Request. Set 1: Indicate the state of an interrupt request from Timer 0.



(Master Mode)

The bits in the INSERV register are set by the interrupt controller when the interrupt is taken. Each bit in the register is cleared by writing the corresponding interrupt type to the EOI register.

Bit 15-11, 1: Reserved.

Bit 10: SP0, Serial Port 0 Interrupt In-Service.

Set 1: the serial port 0 interrupt is currently being serviced.

Bit 9: SP1, Serial Port 1 Interrupt In-Service.

Set 1: the serial port 1 interrupt is currently being serviced.

Bit 8-4: I4-I0, Interrupt In-Service.


Set 1: the corresponding INT interrupt is currently being serviced.

Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt In-Service.

Set 1: the corresponding DMA channel or INT interrupt is currently being serviced.

Bit 0: TMR, Timer Interrupt In-Service.

Set 1: the timer interrupt is currently being serviced.



(Slave Mode)

The bits in the In-Service register are set by the interrupt controller when the interrupt is taken. The in-service bits are cleared by writing to the EOI register.

Bit 15-6: Reserved.

Bit 5-4: TMR2-TMR1, Timer2/Timer1 Interrupt In-Service.

Set 1: the corresponding timer interrupt is currently being serviced.

Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt In-Service.

Set 1: the corresponding DMA Channel or INT Interrupt is currently being serviced.

Bit 1: Reserved.

Bit 0: TMR0, Timer 0 Interrupt In-Service.

Set 1: the Timer 0 interrupt is currently being serviced.



Priority Mask Register												_	ffset : 2Ah eset Value : 0007h			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	PRM2	PRM1	PRM0

(Master Mode)

Determining the minimum priority level at which maskable interrupts can generate an interrupt.

Bit 15-3: Reserved.

Bit 2-0: PRM2-PRM0, Priority Field Mask. Determining the minimum priority that is required in order for a maskable interrupt source to generate an interrupt.

Priority	PR2-PR0
(High) 0	000
1	001
2	010
3	011
4	100
5	101
6	110
(Low) 7	111

Priority Mask Register Offset: 2Ah Reset Value: 0007h 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 PRM2 PRM1 PRM0

(Slave Mode)

Determining the minimum priority level at which maskable interrupts can generate an interrupt.

Bit 15-3: Reserved.

Bit 2-0: PRM2-PRM0, Priority Field Mask. Determining the minimum priority that is required in order for a maskable interrupt source to generate an interrupt.

Priority	PR2-PR0
(High) 0	000
1	001
2	010
3	011
4	100
5	101
6	110
(Low) 7	111



Interrupt Mask Register

Offset: 28h Reset Value: 07FDh

														Moodi Valuo I off Bil			
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Reserved					SP0	SP1	14	13	12	l1	10	D1/I6	D0/I5	Res	TMR	

(Master Mode)

Bit 15-11: Reserved.

Bit 10: SP0, Serial Port 0 Interrupt Mask. Indicate the state of the mask bit of the asynchronous serial port 0 interrupt.

Bit 9: SP1, Serial Port 1 Interrupt Mask. Indicate the state of the mask bit of the asynchronous serial port 1 interrupt.


Bit 8-4: 14-10, Interrupt Masks. Indicate the state of the mask bit of the corresponding interrupt.

Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt Masks.

Indicate the state of the mask bit of the corresponding DMA Channel or INT interrupt.

Bit 1: Reserved.

Bit 0: TMR, Timer Interrupt Mask. Indicate the state of the mask bit of the timer control unit.



(Slave Mode)

Bit 15-6: Reserved.

Bit 5-4: TMR2-TMR1, Timer 2/Timer1 Interrupt Mask. Indicate the state of the mask bit of the Timer Interrupt Control Register.

Set 1: Timer2 or Time1 has its interrupt requests masked


Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt Mask.

Indicate the state of the mask bits of the corresponding DMA or INT6/INT5 control register.

Bit 1: Reserved.

Bit 0: TMR0, Timer 0 Interrupt Mask. Indicate the state of the mask bit of the Timer Interrupt Control Register





(Master Mode)


The Poll Status (POLLST) register mirrors the current state of the Poll register. The POLLST register can be read without affecting the current interrupt request.

Bit 15: IREQ, Interrupt Request.

Set 1: if an interrupt is pending. The S4-S0 field contains valid data.

Bit 14-5: Reserved.

Bit 4-0: S4-S0, Poll Status. Indicate the interrupt types of the highest priority pending interrupts.



(Master Mode)


When the Poll Register is read, the current interrupt is acknowledged and the next interrupt takes its place in the Poll Register.

Bit 15: IREQ, Interrupt Request.

Set 1: if an interrupt is pending. The S4-S0 field contains valid data.

Bit 14-5: Reserved.

Bit 4-0: S4-S0, Poll Status. Indicate the interrupt types of the highest priority pending interrupts.



(Master Mode)

Bit 15: NSPEC, Non-Specific EOI. Set 1: indicate non-specific EOI.

Set 0: indicate the specific EOI interrupt type in S4-S0.

Bit 14-5: Reserved.

Bit 4-0: S4-S0, Source EOI Type. Specify the EOI type of the interrupt that is currently being processed.

Note: We suggest that the specific EOI is the most secure method to use for resetting In-Service bit.



Specific End-of-Interrupt Register												_	ffset : 22h eset Value : 0000h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	L2	L1	LO	

(Slave Mode)

Bit 15-3: Reserved.

Bit 2-0: L2-L0, Interrupt Types. The encoded value indicates the priority of the IS (interrupt service) bit to reset. Writes to these bits cause an EOI to be issued for the interrupt type in slave mode.

Int	errup	ot Ve	ctor I	Regis	ster			Offset : 20h Reset Value : — 6 5 4 3 2 1 0									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0			T4 - T0		l	0	0	0		

(Slave Mode)

Bit 15-8: Reserved

Bit 7-3: T4-T0, Interrupt Type.

The following interrupt types of slave mode can be programmed.

Timer 2 interrupt controller: (T4,T3,T2,T1,T0, 1, 0, 1)b

Timer 1 interrupt controller: (T4,T3,T2,T1,T0, 1, 0, 0)b

DMA 1 interrupt controller: (T4,T3,T2,T1,T0, 0, 1, 1)b


DMA 0 interrupt controller: (T4,T3,T2,T1,T0, 0, 1, 0)b

Timer 0 interrupt controller: (T4,T3,T2,T1,T0, 0, 0, 0, 0)b

Bit 2-0:Reserved

15. DMA Unit


The DMA controller provides the data transfer between the memory and peripherals without the intervention of the CPU. There are two DMA channels in the DMA unit. Each channel can accept DMA request from one of three sources: external pins (DRQ0 for channel 0 or DRQ1 for channel 1), serial ports (port 0 or port 1) or Timer 2 overflow. The data transfer from sources to destinations can be memory to memory, memory to I/O, I/O to I/O, or I/O to memory. Either bytes or words can be transferred to or from even or odd addresses and two bus cycles are necessary (reads from sources and writes to destinations) for each data transfer.



DMA Unit Block

15.1 DMA Operation

Every DMA transfer consists of two bus cycles (see figure of Typical DMA Transfer) and the two bus cycles cannot be separated by a bus hold request, a refresh request or another DMA request. The registers (CAh, C8h, C6h, C4h, C2h, C0h, DAh, D8h, D6h, D4h, D2h and D0h) are used to configure and operate the two DMA channels.



DMA0 Control Register

Offset : CAh (DMA0)

Reset Value : ----
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bit 15: $\overline{\rm DM}/\overline{\rm IO}$, Destination Address Space Select.

Set 1: The destination address is in memory space.

Set 0: The destination address is in I/O space.

Bit 14: DDEC, Destination Decrement.

Set 1: The destination address is automatically decremented after each transfer.

The \overline{B}/W (bit 0) bit determines the decremented value which is by 1 or 2. When both the DDEC and DINC bits are to set 1, the address remains constant.

Set 0: Disable the decrement function.

Bit 13: DINC, Destination Increment.

Set 1: The destination address is automatically incremented after each transfer.

The \overline{B}/W (bit 0) bit determines the incremented value which is by 1 or 2

Set 0: Disable the increment function.

Bit 12: SM/ IO, Source Address Space Select.

Set 1: The Source address is in memory space.

Set 0: The Source address is in I/O space

Bit 11: SDEC, Source Decrement.

Set 1: The Source address is automatically decremented after each transfer.

The \overline{B}/W (bit 0) bit determines the decremented value which is by 1 or 2. When both the SDEC and SINC bits



are set to 1, the address remains constant.

Set 0: Disable the decrement function.

Bit 10: SINC, Source Increment.

Set 1: The Source address is automatically incremented after each transfer.

The \overline{B}/W (bit 0) bit determines the incremented value which is by 1 or 2

Set 0: Disable the increment function

Bit 9: TC, Terminal Count.

Set 1: The synchronized DMA transfer is terminated when the DMA transfer count register reaches 0.

Set 0: The synchronized DMA transfer is terminated when the DMA transfer count register reaches 0.

Unsynchronized DMA transfer is always terminated when the DMA transfer count register reaches 0, regardless of the setting of this bit.

Bit 8: INT, Interrupt.

Set 1: DMA unit generates an interrupt request when the transfer count is completed.

The TC bit must be set to 1 to generate an interrupt.

Bit 7-6: SYN1-SYN0, Synchronization Type Selection.

<u>SYN1</u>, <u>SYN0</u> -- <u>Synchronization Type</u>

0 , 0 -- Unsynchronized

0 , 1 -- Source synchronized

1 , 0 -- Destination synchronized

1 , 1 -- Reserved

Bit 5: P, Priority.

Set 1: It selects high priority for this channel when both DMA 0 and DMA 1 are transferred in the same time.

Bit 4: TDRQ, Timer Enable/Disable Request

Set 1: Enable the DMA requests from timer 2.

Set 0: Disable the DMA requests from timer 2.

Bit 3: EXT, External Interrupt Enable bit.

Set 1: The external pin is an interrupt pin (DMA0 function is disabled).

Set 0: The external pin is a DRQ pin.

Bit 2: CHG, Changed Start Bit. This bit must be set to 1 when the ST bit is modified.

Bit 1: ST, Start/Stop DMA channel.

Set 1: Start the DMA channel


Set 0: Stop the DMA channel

Bit 0: B/W, Byte/Word Select.


Set 1: The address is incremented or decremented by 2 after each transfer.

Set 0: The address is incremented or decremented by 1 after each transfer.






Bit 15-0: TC15-TC0, DMA 0 transfer Count. The value of this register is decremented by 1 after each transfer.




Bit 15-4: Reserved

Bit 3-0: DDA19-DDA16, High DMA 0 Destination Address. These bits are mapped to A19- A16 during a DMA transfer when the destination address is in memory space or I/O space. If the destination address is in I/O space (64Kbytes), these bits must be programmed to 0000b.




Bit 15-0: DDA15-DDA0, Low DMA 0 Destination Address. These bits are mapped to A15- A0 during a DMA transfer. The value of (DDA19-DDA0) will be incremented or decremented by 2 after each DMA transfer.



Bit 15-4: Reserved


Bit 3-0: DSA19-DSA16, High DMA 0 Source Address. These bits are mapped to A19-A16 during a DMA transfer when the source address is in memory space or I/O space. If the source address is in I/O space (64Kbytes), these bits must be programmed to 0000b.






Bit 15-0: DSA15-DSA0, Low DMA 0 Source Address. These bits are mapped to A15- A0 during a DMA transfer.


The value of (DSA19-DSA0) will be incremented or decremented by 2 after each DMA transfer.



The bit definitions of Bit 15-0 for DMA1 are the same as those of Bit 15-0 of Register CAh for DMA0.




Bit 15-0: TC15-TC0, DMA 1 transfer Count. The value of this register is decremented by 1 after each transfer.




Bit 15-4: Reserved

Bit 3-0: DDA19-DDA16, High DMA 1 Destination Address. These bits are mapped to A19- A16 during a DMA transfer when the destination address is in memory space or I/O space. If the destination address is in I/O space (64Kbytes), these bits must be programmed to 0000b.




Bit 15-0: DDA15-DDA0, Low DMA 1 Destination Address. These bits are mapped to A15- A0 during a DMA transfer. The value of (DDA19-DDA0) will be incremented or decremented by 2 after each DMA transfer.





Bit 15-4: Reserved

Bit 3-0: DSA19-DSA16, High DMA 1 Source Address. These bits are mapped to A19-A16 during a DMA transfer when the source address is in memory space or I/O space. If the source address is in I/O space (64Kbytes), these bits must be programmed to 0000b.




Bit 15-0: DSA15-DSA0, Low DMA 1 Source Address. These bits are mapped to A15- A0 during a DMA transfer. The value of (DSA19-DSA0) will be incremented or decremented by 2 after each DMA transfer.

15.2 External Requests

External DMA requests are asserted on the DRQ pins. The DRQ pins are sampled on the falling edge of CLKOUTA. It takes a minimum of four clocks before the DMA cycle is initiated by the Bus Interface. The DMA request is cleared four clocks before the end of the DMA cycle. And no DMA acknowledge is provided, since the chip-selects (MCSx and PCSx) can be programmed to be active for a given block of memory or I/O space, and the DMA source and destination address registers can be programmed to point to the same given block.

DMA transfer can be either source- or destination-synchronized, and it can also be unsynchronized. The Source-Synchronized Transfer figure shows the typical source-synchronized transfer which provides the source device at least three clock cycles from the time it is acknowledged to de-assert its DRQ line.



NOTES:

Case1: Current source synchronized transfer will not be immediately


followed by another DMA transfer.

Case2: Current source synchronized transfer will be immediately

followed by antoher DMA transfer.

Source-Synchronized Transfers

The Destination-Synchronized Transfers figure shows the typical destination-synchronized transfer which differs from a source-synchronized transfer in which two idle states are added to the end of the deposit cycle. The two idle states extend the DMA cycle to allow the destination device to de-assert its DRQ pin four clocks before the end of the cycle. If the two idle states were not inserted, the destination device would not have time to de-assert its DRQ signal.



NETES:

Case1: Current destination synchronized transfer will not be immediately

followed by another DMA transfer.

Case2 : Current destination synchronized transfer will be immediately

followed by another DMA transfer.

Destination-Synchronized Transfers




15.3 Serial Port/DMA Transfer

The serial port data can be DMA transfer to or from memory (or IO) space. And the \overline{B}/W bit of DMA control Register must be set to 1 for byte transfer. The map address of Transmit Data Register is written to the DMA Destination Address Register and the memory (or I/O) address is written to the DMA Source Address Register when the data are transmitted. The map address of Receive Data Register is written to the DMA Source Address Register and the memory (or I/O) address is written to the DMA Destination Address Register when the data are received.

Software is used to program the Serial Port Control Register to perform the serial port/ DMA transfer. When a DMA channel is in use by a serial port, the corresponding external DMA request signal is de-activated. For DMA to the serial port, the DMA channel should be configured as being destination-synchronized. For DMA from the serial port, the DMA channel should be configured as being source-synchronized.

16. Timer Control Unit



Timer / Counter Unit Block

There are three 16-bit programmable timers in the R8820-I. The timer operation is independent of the CPU. The three timers can be programmed as a timer element or as a counter element. Timers 0 and 1 are each connected to two external pins (TMRIN0, TMROUT0, TMRIN1 and TMROUT1) which can be used to count or time external events, or used to generate a variable-duty-cycle waveforms. Timer 2 is not connected any external pins. It can be used as a pre-scaler to timer 0 and timer 1 or as a DMA request source.

Timer 0 Mode / Control Register												_	ffset : 56h eset Value : 0000h			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EN	ĪNH	INT	RIU	0	0	0	0	0	0	мс	RTG	Р	EXT	ALT	CONT

Bit 15: EN, Enable Bit.

Set 1: The timer 0 is enabled.

Set 0: The timer 0 is inhibited from counting.

The INH bit must be set to 1 when the EN bit is written, and the INH bit and EN bit must be in the same write.

Bit 14: $\overline{\text{INH}}$, Inhibit Bit. This bit allows selective updating the EN bit. The $\overline{\text{INH}}$ bit must be set to 1 when the EN bit is written, and both the $\overline{\text{INH}}$ and EN bits must be in the same write. This bit is not stored and always read as 0.

Bit 13: INT, Interrupt Bit.

- Set 1: An interrupt request is generated when the count register equals a maximum count. If the timer is configured in dual max-count mode, an interrupt is generated each time when the count reaches max-count A or max-count B Set 0: Timer 0 will not issue interrupt requests.
- **Bit 12: RIU**, Register in Use Bit. Set 1: The Maxcount Compare B register of timer 0 is being used

 Set 0: The Maxcount Compare A register of timer 0 is being used
- Bit 11-6: Reserved.
- **Bit 5: MC**, Maximum Count Bit. When the timer reaches its maximum count, the MC bit will be set to 1 by H/W. In dual maxcount mode, this bit is set each time when either Maxcount Compare A or Maxcount Compare B register is reached. This bit is set regardless of the INT bit (56h.13).
- **Bit 4: RTG**, Re-trigger Bit. This bit defines the control function by the input signal of the TMRIN0 pin. When EXT=1 (56h.2), this bit is ignored.
 - Set 1: Timer0 Count Register (50h) counts internal events; reset the counting on every TMRIN0 input signal from low to high (rising edge trigger).
 - Set 0: Low input holds the timer 0 Count Register (50h) value; high input enables the counting which counts internal events.

The definitions of setting the (EXT, RTG)

- (0, 0) Timer0 counts the internal events if the TMRIN0 pin remains high.
- (0, 1) Timer0 counts the internal events; count register reset on every rising transition on the TMRIN0 pin
- (1, x) The TMRIN0 pin input acts as clock source and timer0 count register is incremented by one every external clock.
- Bit 3: P, Pre-scaler Bit. This bit and EXT (56h.2) define the timer0 clock source.

The definitions of setting the (EXT, P)

- (0, 0) Timer0 Count Register is incremented by one every four internal processor clock.
- (0, 1) Timer0 Count Register is incremented by one which is pre-scaled by timer 2.
- (1, x) The TMRIN0 pin input acts as clock source and Timer0 Count Register is incremented by one every external clock.
- Bit 2: EXT, External Clock Bit.
 - Set 1: Timer0 clock source from external
 - Set 0: Timer0 clock source from internal
- Bit 1: ALT, Alternate Compare Bit. This bit controls whether the timer runs in single or dual maximum count mode.
 - Set 1: Specify dual maximum count mode. In this mode, the timer counts to Maxcount Compare A and resets the count register to 0. Then the timer counts to Maxcount Compare B, resets the count register to 0 again, and starts over with Maxcount Compare A.
 - Set 0: Specify single maximum count mode. In this mode, the timer counts to the value contained in Maxcount Compare A and reset the count register to 0, and then the timer counts to Maxcount Compare A again.




Maxcount Compare B is not used in this mode.


Bit 0: CONT, Continuous Mode Bit.

Set 1: The timer runs continuously.


Set 0: The timer will halt after each counting to the maximum count and the EN bit will be cleared.




Bit 15 – 0: TC15-TC0, Timer 0 Count Value. This register contains the current count of timer 0. The count is incremented by one every four internal processor clocks, pre-scaled by the timer 2, or by one every external clock which is through configuring the external clock select bit based on the TMRIN0 signal.



Bit 15-0: TC15 – TC0, Timer 0 Compare A Value.




Bit 15-0: TC15 – TC0, Timer 0 Compare B Value.




These bit definitions for timer 1 are the same as those of register 56h for timer0.







Bit 15 – 0: TC15-TC0, Timer 1 Count Value. This register contains the current count of timer 1. The count is incremented by one every four internal processor clocks, pre-scaled by the timer 2, or by one every external clock which is through configuring the external clock select bit based on the TMRIN1 signal.



3Bit 15-0: TC15 – TC0, Timer 1 Compare A Value.



Bit 15-0: TC15 – TC0, Timer 1 Compare B Value.



Bit 15: EN, Enable Bit.

Set 1: The timer 2 is enabled.

Set 0: The timer 2 is inhibited from counting.

The INH bit must be set to 1 when the EN bit is written, and the INH bit and EN bit must be in the same write.

Bit 14: $\overline{\text{INH}}$, Inhibit Bit. This bit allows selective updating the EN bit. The $\overline{\text{INH}}$ bit must be set to 1 when the EN bit is written, and both the $\overline{\text{INH}}$ and EN bits must be in the same write. This bit is not stored and always read as 0.

Bit 13: INT, Interrupt Bit.

Set 1: An interrupt request is generated when the count register equals a maximum count.



Set 0: Timer 2 will not issue interrupt requests.

Bit 12-6: Reserved.


Bit 5: MC, Maximum Count Bit. When the timer reaches its maximum count, the MC bit will be set to 1 by H/W. This bit is set regardless of the INT bit (66h.13).

Bit 4-1: Reserved.


Bit 0: COUNT, Continuous Mode Bit.

Set 1: The timer is continuously running when it reaches the maximum count.

Set 0: The EN bit (66h.15) is cleared and the timer is held after each timer count reaches the maximum count.




Bit 15 – 0: TC15-TC0, Timer 2 Count Value. This register contains the current count of timer 2. The count is incremented by one every four internal processor clocks.



Bit 15-0: TC15 – TC0, Timer 2 Compare A Value.

16.1 <u>Timer/Counter Unit Output Mode</u>

Timers 0 and 1 can use one maximum count value or two maximum count values. Timer 2 can use only one maximum count value. Timer 0 and timer 1 can be configured to a single or dual Maximum Compare count mode. The TMROUT0 or TMROUT1 signals can be used to generated waveforms of various duty cycles.



Timer/Counter Unit Output Modes



17. Watchdog Timer

The R8820-I has one independent watchdog timer, which is programmable. **The watchdog timer is active after reset** and the timeout count is with a maximum count value. The keyed sequence (3333h, CCCCh) must be written to the register (E6h) first then the new configuration to the Watchdog Timer Control Register. It is a single write, so every one writing to Watchdog Timer Control Register must follow the rule.

When the watchdog timer activates, an internal counter is counting. If this internal count is over the watchdog timer duration, the watchdog timeout happens. The keyed sequence (AAAAh, 5555h) must be written to the register (E6h) to reset the internal count and prevent the watchdog timeout. The internal count should be reset before the Watchdog Timer timeout period is modified to ensure that an immediate timeout will not occur.

Watchdog Timer Control Register Offset: E6h Reset Value: C080h 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ENA Image: Second Color Secon

Bit 15: ENA, Enable Watchdog Timer.

Set 1: Enable Watchdog Timer.

Set 0: Disable Watchdog Timer.

Bit 14: WRST, Watchdog Reset.

Set 1: WDT generates a system reset when WDT timeout count is reached.

Set 0: WDT generates an NMI interrupt when WDT timeout count is reached if the NMIFLAG bit is 0. If the NMIFLAG bit is 1, the WDT will generate a system reset when timeout.

- **Bit 13: RSTFLAG**, Reset Flag. When watchdog timer reset event occurred, this bit will be set to 1 by hardware. This bit will be cleared by any keyed sequence write to this register or external reset. This bit is 0 after an external reset or 1 after watchdog timer reset.
- **Bit 12: NMIFLAG**, NMI Flag. After WDT generates an NMI interrupt, this bit will be set to 1 by H/W. This bit will be cleared by any keyed sequence write to this register.

Bit 11-8: Reserved.

Bit 7-0: COUNT, Timeout Count. The COUNT setting determines the duration of the watchdog timer timeout interval.

- a. The duration equation: **Duration** = 2^{Exponent} / **Frequency**
- b. The Exponent of the COUNT setting:

(Bit 7, Bit 6, Bit 5, Bit 4, Bit 3, Bit 2, Bit 1, Bit 0) = (Exponent)

$$(0, 0, 0, 0, 0, 0, 0, 0) = (N/A)$$

$$(x, x, x, x, x, x, x, x, x) = (10)$$

$$(x, x, x, x, x, x, x, 1, 0) = (20)$$

$$(x, x, x, x, x, 1, 0, 0) = (21)$$

$$(x, x, x, x, 1, 0, 0, 0) = (22)$$

$$(x, x, x, 1, 0, 0, 0, 0) = (23)$$

$$(x, x, 1, 0, 0, 0, 0, 0) = (24)$$

$$(x, 1, 0, 0, 0, 0, 0, 0) = (25)$$

$$(1,0,0,0,0,0,0,0) = (26)$$


c. Watchdog timer Duration reference table:

Frequency\Exponent	10	20	21	22	23	24	25	26
20 MHz	51 us	52 ms	104 ms	209 ms	419 ms	838 ms	1.67 s	3.35 s
25 MHz	40 us	41 ms	83 ms	167 ms	335 ms	671 ms	1.34 s	2.68 s
33 MHz	30 us	31 ms	62 ms	125 ms	251 ms	503 ms	1.00 s	2.01 s
40 MHz	25 us	26 ms	52 ms	104 ms	209 ms	419 ms	838 ms	1.67 s



18. Asynchronous Serial Port

The R8820-I has two asynchronous serial ports, which provide the TXD and RXD pins for the full duplex bi-directional data transfer and with handshaking signals \overline{CTS} , \overline{ENRX} , \overline{RTS} and \overline{RTR} . The serial ports support: 9-bit, 8-bit or 7-bit data transfer; odd parity, even parity, or no parity; 1 stop bit; Error detection; DMA transfers through the serial port; Multi-drop protocol (9-bit) support; Double buffers for transmit and receive. The receive/transmit clock is based on the microprocessor clock. The serial port can be used in power-saved mode, but the transfer rate must be adjusted to correctly reflect the new internal operating frequency. Software is used to program the registers (80h, 82h, 84h, 86h and 88h – for port 0; 10h, 12h, 14h, 16h and 18h – for port 1) to configure the asynchronous serial ports.



Serial Port Block Diagram

18.1 Serial Port Flow Control


The two serial ports provide two data pins (RXD and TXD) and two flow control signals (RTS and RTR). Hardware flow control is enabled when the FC bit in the Serial Port control Register is set. And the flow control signals are configured by software to support several different protocols.



18.1.1 DCE/DTE Protocol

The R8820-I can be as a DCE (Data Communication Equipment) or as a DTE (Data Terminal Equipment). This protocol provides flow control where one serial port is receiving data and the other serial port is sending data. To implement the DCE device, the ENRX bit should be set and the RTS bit should be cleared for the associated serial ports. To implement the DTE device, the ENRX bit should be cleared and the RTS bit should be set for the associated serial ports. The ENRX and RTS bits are in the register F2h.

The DCE/DTE protocol is asymmetric interface since the DTE device cannot signal the DCE device that is ready to receive data, and the DCE cannot send the requests to send signals.




DCE/DTE Protocol Connection

The DCE/DTE protocol communication steps:

- a. DTE sends data to DCE
- b. The RTS signal is asserted by DTE when data is available.
- c. The \overline{RTS} signal is interpreted by the DCE device as a request to enable its receiver.
- d. The DCE asserts the RTR signal to response that DCE is ready to receive data.

18.1.2 CTS/RTR Protocol

The serial port can be programmed as a CTS/RTS protocol by clearing both of the ENRX bit and RTS bit. This protocol is a symmetric interface, which provides flow control when both ports are sending and receiving data.



CTS/RTR Protocol Connection



18.2 DMA Transfer to/from a Serial Port Function

DMA transfers to the serial ports function as destination-synchronized DMA transfers. A new transfer is requested when the Transmit Holding Register is empty. When the port is configured for DMA transmits, the corresponding transmit interrupt is disabled regardless of the TXIE bit setting. DMA transfers from the serial port function as source-synchronized DMA transfers. A new transfer is requested when the Receive Buffer contains valid data. When the port is configured for DMA receives, the corresponding receive interrupt is disabled regardless of the RXIE bit setting. The DMA request is generated internally when a DMA channel is being used for serial port transfers. The DRQ0 or DRQ1 are not active when a serial port DMA transfers occur. Hardware handshaking may be used in conjunction with serial port DMA transfers.

18.3 The Asynchronous Modes Description

There are 4 mode operations in the asynchronous serial ports.

Mode1: Mode 1 is the 8-bit asynchronous communications mode. Each frame consists of a start bit, eight data bits and a stop bit. When parity is used, the eighth data bit becomes the parity bit.

Mode 2: Mode 2 is used together with Mode 3 for multiprocessor communications over a common serial link. In mode 2, the RX machine will not complete a reception unless the ninth data bit is a one. Any character received with the ninth bit equal to zero is ignored. No flags are set, no interrupts occur and no data is transferred to Receive Data Register. In mode 3, characters are received regardless of the state of the ninth data bit.

Mode 3: Mode 3 is the 9-bit asynchronous communications mode. Mode 3 is the same as mode 1 except that a frame contains nine data bits. The ninth data bit becomes the parity bit when the parity feature is enabled.

Mode 4: Mode 4 is the 7-bit asynchronous communications mode. Each frame consists of a start bit, seven data bits and a stop bit. Parity bit is not available in mode 4.

Seri	ochan on o control register								_	set : 8 set Va	80h Iue : 00	000h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DMA		RISE	BRK	TB8	FC	TXIE	RXIE	TMODE	RMODD	EVN	PE		MODE	

Bit 15-13: DMA, DMA Control Field. These bits configure the serial port for use with DMA transfers.

DMA control bits		
(Bit 15, bit 14, bit 13)	 Receive	 Transmit
(0,0,0)	 No DMA	 No DMA
(0,0,1)	 DMA 0	 DMA 1
(0, 1, 0)	 DMA 1	 DMA 0
(0, 1, 1)	 N/A	 N/A
(1,0,0)	 DMA 0	 No DMA
(1,0,1)	 DMA 1	 No DMA
(1, 1, 0)	 No DMA	 DMA 0
(1, 1, 1)	 No DMA	 DMA 1

Bit 12: RSIE, Receive Status Interrupt Enable. An exception occurs during data reception or error detection will generate an



interrupt.

Set 1: Enable the serial port 0 to generate an interrupt request.

Bit 11: BRK, Send Break.

Set this bit to 1, the TXD pin is always driven low.

Long Break: The TXD is driven low for greater than (2M+3) bit times;

Short break: The TXD is driven low for greater than M bit times;

* M= start bit + data bits number + parity bit + stop bit

Bit 10: TB8, Transmit Bit 8. This bit is transmitted as the ninth data bit in mode 2 and mode 3. This bit is cleared after every transmission.

Bit 9: FC, Flow Control Enable. Set 1: Enable the hardware flow control for serial port 0.

Set 0: Disable the hardware flow control for serial port 0.

Bit 8: TXIE, Transmitter Ready Interrupt Enable. When the Transmit Holding Register is empty (the THRE bit in Status Register is set), an interrupt will occur.

Set 1: Enable the Interrupt.

Set 0: Disable the interrupt.

Bit 7: RXIE, Receive Data Ready Interrupt Enable. When the receiver buffer contains valid data (The RDR bit in Status Register is set), an interrupt will be generated.

Set 1: Enable the Interrupt.

Set 0: Disable the interrupt.

Bit 6: TMODE, Transmit Mode. Set 1: Enable the TX machines.

Set 0: Disable the TX machines.

Bit 5: RMODE, Received Mode. Set 1: Enable the RX machines.

Set 0: Disable the RX machines.

Bit 4: EVN, Even Parity. This bit is valid only when the PE bit is set.

Set 1: The even parity checking is enforced (even number of 1s in frame).

Set 0: Odd parity checking is enforced (odd number of 1s in frame).

Bit 3: PE, Parity Enable. Set 1: Enable the parity checking.

Set 0: Disable the parity checking.

Bit 2-0: MODE, Mode of Operation.

(bit 2, bit 1, bit 0)	MODE	Data Bits	Parity Bits	Stop Bits
(0,0,1)	Mode 1	7 or 8	1 or 0	1
(0,1,0)	Mode 2	9	N/A	1
(0,1,1)	Mode 3	8 or 9	1 or 0	1
(1,0,0)	Mode 4	7	N/A	1



Serial Port 0 Status Register

Offset: 82h

Reset Value: —

3 2 1 0

PER TEMT HS0 Res

The Serial Port 0 Status Register provides information about the current status of the serial port 0.

THRE

FER

OER

RDR

Bit 15-11: Reserved.

Bit 10: BRK1, Long Break Detected. This bit should be reset by software.

BRK0

BRK1

RB8

When a long break is detected, this bit will be set high.

Bit 9: BRK0, Short Break Detected. This bit should be reset by software.

When a short break is detected, this bit will be set high

Bit 8: RB8, Received Bit 8. This bit should be reset by software.

This bit contains the ninth data bit received in mode 2 and mode 3.

Bit 7: RDR, Received Data Ready. Read only.

The Received Data Register contains valid data and this bit is set high. This bit can only be reset by reading the Serial Port 0 Receive Register.

Bit 6: THRE, Transmit Hold Register Empty. Read only.

When the Transmit Hold Register is ready to accept data, this bit will be set. This bit will be reset when data is written to the Transmit Hold Register.

Bit 5: FER, Framing Error detected. This bit should be reset by software.

This bit is set when a framing error is detected.

Bit 4: OER, Overrun Error Detected. This bit should be reset by software.

This bit is set when an overrun error is detected.

Bit 3: PER, Parity Error Detected. This bit should be reset by software.

This bit is set when a parity error (for mode 1 and mode 3) is detected.

Bit 2: TEMT, Transmitter Empty. This bit is read only.


When the Transmit Shift Register is empty, this bit will be set.

Bit 1: HS0, Handshake Signal 0. This bit is read only.

This bit reflects the inverted value of the external $\overline{\text{CTS0}}$ pin.


Bit 0: Reserved.






Bit 15-8: Reserved

Bit 7-0: TDATA, Transmit Data. This register is written by software with data transmitted on the serial port 0.



Bit 15-8: Reserved


Bit 7-0: RDATA, Received DATA. The RDR bit should be read as 1 before the RDATA register is read to avoid reading invalid data.



Bit 15-0: BAUDDIV, Baud Rate Divisor.


The general formula for baud rate divisor is **Baud Rate** = **Microprocessor Clock** / (16 x **BAUDDIV**)

For example, when the Microprocessor clock is 22.1184MHz and the BAUDDIV=12 (Decimal), the baud rate of serial port is 115.2k.




These bit definitions are the same as those of Register 80h.







These bit definitions are the same as those of Register 82h.



These bit definitions are the same as those of Register 84h.




These bit definitions are the same as those of Register 86h.



These bit definitions are the same as those of Register 88h.

19. PIO Unit

The R8820-I provides 32 programmable I/O signals, which are multi-functional pins with other normal function signals. Software is used to program the registers (7Ah, 78h, 76h, 74h, 72h and 70h) to configure the multi-functional pins for PIO or normal function.




PIO pin Operation Diagram

19.1 PIO Multi-Function Pin List Table

PIO No.	Pin No.	Multi Function	Reset status/PIO internal resistor
0	72	TMRIN1	Input with 10k pull-up
1	73	TMROUT1	Input with 10k pull-down
2	59	PCS6 /A2	Input with 10k pull-up
3	60	PCS5 /A1	Input with 10k pull-up
4	48	DT/\overline{R}	Normal operation/ Input with 10k pull-up
5	49	DEN	Normal operation/ Input with 10k pull-up
6	46	SRDY	Normal operation/ Input with 10k pull-down
7	22	A17	Normal operation/ Input with 10k pull-up
8	20	A18	Normal operation/ Input with 10k pull-up
9	19	A19	Normal operation/ Input with 10k pull-up
10	74	TMROUT0	Input with 10k pull-down
11	75	TMRIN0	Input with 10k pull-up
12	77	DRQ0/INT5	Input with 10k pull-up
13	76	DRQ1/INT6	Input with 10k pull-up




-			
14	50	MCS0	Input with 10k pull-up
15	51	MCS1	Input with 10k pull-up
16	66	PCS0	Input with 10k pull-up
17	65	PCS1	Input with 10k pull-up
18	63	PCS2 / CTS 1 / ENRX1	Input with 10k pull-up
19	62	PCS3 / RTS1 / RTR1	Input with 10k pull-up
20	3	RTS0/RTR0	Input with 10k pull-up
21	100	CTS0 / ENRX0	Input with 10k pull-up
22	2	TXD0	Input with 10k pull-down
23	1	RXD0	Input with 10k pull-down
24	68	MCS2	Input with 10k pull-up
25	69	MCS3 / RFSH	Input with 10k pull-up
26	97	UZI	Input with 10k pull-up
27	98	TXD1	Input with 10k pull-up
28	99	RXD1	Input with 10k pull-up
29	96	S6/CLKDIV	Input with 10k pull-up
30	52	INT4	Input with 10k pull-up
31	54	INT2	Input with 10k pull-up



Bit 15- 0: PDATA31-PDATA16, PIO Data Bits.

These bits PDATA31- PDATA16 are mapped to the PIO31 –PIO16 which indicate the driven level when the PIO pin is as an output or reflect the external level when the PIO pin is as an input.




Bit 15-0: PDIR 31- PDIR16, PIO Direction Register.

Set 1: Configure the PIO pin as an input.

Set 0: Configure the PIO pin as an output or as normal pin function.






Bit 15-0: PMODE31-PMODE16, PIO Mode Bit.

The definitions of the PIO pins are configured by the combination of PIO Mode and PIO Direction. The PIO pins are programmed individually.

The definitions (PIO Mode, PIO Direction) for the PIO pin function:


(0,0) – Normal operation, (0,1) – PIO input with pull-up/pull-down

(1,0) – PIO output (1,1) — PIO input without pull-up/pull-down



Bit 15-0: PDATA15- PDATA0: PIO Data Bus.


These bits PDATA15- PDATA0 are mapped to the PIO15 –PIO0 which indicate the driven level when the PIO pin is as an output or reflect the external level when the PIO pin is as an input.



Bit 15-0: PDIR 15- PDIR0, PIO Direction Register.

Set 1: Configure the PIO pin as an input.

Set 0: Configure the PIO pin as an output or as normal pin function.




Bit 15-0: PMODE15-PMODE0, PIO Mode Bits.




20. PSRAM Control Unit

The PSRAM interface is provided by the R8820-I and the refresh control unit automatically generates refresh bus cycles. The refresh control unit uses the internal microprocessor clock as an operating source clock. If the power-saved mode is enabled, the refresh control unit must be programmed to reflect the new clock rate. The registers (E0, E2 and E4) are programmed by software to control the refresh control unit operation.




Bit 15-9: M6-M0, Refresh Base. M6-M0 are mapped to A19-A13 of the 20-bit memory refresh address.

Bit 8-0: Reserved.



Bit 15-9: Reserved

Bit 8-0: RC8-RC0, Refresh Counter Reload Values.



Bit 15: E, Enable RCU.

Set 1: Enable the refresh counter unit

Set 0: Disable the refresh counter unit.

Bit 14-9: Reserved

Bit 8-0: T8-T0, Refresh Count. Read-only bits and these bits present value of the down counter which triggers refresh requests.



21. Instruction Set OPCodes and Clock Cycles

Function		For	rmat	Clocks	Notes
DATA TRANSFER INSTRUCTIONS					
MOV = Move					
register to register/memory	1000100w	mod reg r/m		1/1	
register/memory to register	1000101w	mod reg r/m		1/6	
immediate to register/memory	1100011w	mod 000 r/m	data data if w=1	1/1	
immediate to register	1011w reg	data	data if w=1	1	
memory to accumulator	1010000w	addr-low	addr-high	6	
accumulator to memory	1010001w	addr-low	addr-high	1	
register/memory to segment register	10001110	mod 0 reg r/m		3/8	
segment register to register/memory	10001100	mod 0 reg r/m		2/2	
PUSH = Push			_		
memory	11111111	mod 110 r/m		8	
register	01010 reg			3	
segment register	000reg110			2	
immediate	011010s0	data	data if s=0	1	
$\mathbf{POP} = \mathbf{Pop}$		•	 		
memory	10001111	mod 000 r/m		8	
register	01011 reg		_	6	
segment register	000 reg 111	(reg 01)		8	
PUSHA = Push all	01100000			36	
POPA = Pop all	01100001			44	
XCHG = Exchange	01100001				
register/memory	1000011w	mod reg r/m		3/8	
register with accumulator	10010 reg	110410817111		3	
XTAL = Translate byte to AL	11010111			10	
IN = Input from	11010111				
fixed port	1110010w	port		12	
variable port	1110110w	port		12	
OUT = Output from	111011011			12	
fixed port	1110010w	port		12	
variable port	1110110w	port		12	
LEA = Load EA to register	10001101	mod reg r/m		1	
LDS = Load pointer to DS	11000101	mod reg r/m	(mod 11)	14	
LES = Load pointer to ES	11000101	mod reg r/m	(mod 11)	14	
-			, ,	- 14	
ENTER = Build stack frame	11001000	data-low	data-high L	7	
L=0 L=1				11	
L=1 L>1				11+10(L-1)	
LEAVE = Tear down stack frame	11001001			7	
LAHF = Load AH with flags	1001001			2	
SAHF = Store AH into flags	10011111	-		2	
PUSHF = Push flags	10011110	-		2	
POPF = Pop flags	10011100	-		11	
VII - 1 op mags	10011101	_		11	
ARITHMETIC INSTRUCTIONS ADD = Add			_		
reg/memory with register to either	000000dw	mod reg r/m	1	1/7	
immediate to register/memory	100000sw	mod 000 r/m	data data if sw=01	1/8	



immediate to accumulator	0000010w	data	data if w=1		1	i I
Function	0000010W		mat		Clocks	Notes
		FOI	шаі		CIOCKS	Notes
ADC = Add with carry	0001004		7		1 /7	
reg/memory with register to either	000100dw 100000sw	mod reg r/m	1.4.	data if sw=01	1/7 1/8	
immediate to register/memory immediate to accumulator	0001010w	mod 010 r/m data	data data if w=1	data 11 SW=01		
INC = Increment	0001010W	uata	uata 11 w-1		1	
	11111111	mod 000 r/m	٦		1/8	
register/memory	1111111w 01000 reg	IIIOU UUU I/III	J		1/8	
register SUB = Subtract	01000 leg				1	
	0010104***	mad rag r/m	7		1 /7	
reg/memory with register to either	001010dw 100000sw	mod reg r/m	1.4.	data if sw=01	1/7	
immediate from register/memory immediate from accumulator	0001110w	mod 101 r/m data	data data if w=1	data II SW-01	1/8	
SBB = Subtract with borrow	0001110W	uata	uata 11 w-1		1	
	000110dw	mad rag r/m	٦		1/7	
reg/memory with register to either immediate from register/memory	100000sw	mod reg r/m mod 011 r/m	4		1/7	
immediate from accumulator	0001110w	data	data if w=1	-	1/8	
DEC = Decrement	0001110W	uata	uata 11 w-1		1	
register/memory	1111111w	mod 001 r/m	٦		1/8	
	01001 reg	IIIOU UU1 I/III			1/8	
register NEG = Change sign	oroor reg				1	
register/memory	1111011w	mad rag r/m	٦		1/8	
2	1111011W	mod reg r/m	J		1/8	
CMP = Compare register/memory with register	0011101	mad rag r/m	7		1/7	
register/memory with register register with register/memory	0011101w 0011100w	mod reg r/m mod reg r/m	4		1/7	
immediate with register/memory	100000sw	mod 111 r/m	data	data if sw=01	1/7	
immediate with register/memory	0011110w	data	data if w=1	uata 11 SW-01	1	
ininediate with accumulator	0011110W	uata	uata 11 w-1		1	
MUL = multiply (unsigned)	1111011w	mod 100 r/m	7			
register-byte	1111011W	11100 1701			13	
register-byte					21	
memory-byte					18	
memory-word					26	
IMUL = Integer multiply (signed)	1111011w	mod 101 r/m			20	
register-byte	11110111	11104 101 1/111			16	
register-word					24	
memory-byte					21	
memory-word					29	
register/memory multiply immediate (signed)	011010s1	mod reg r/m	data	data if s=0	23/28	
	1			l		
DIV = Divide (unsigned)	1111011W	mod 110 r/m				
register-byte	1		_		18	
register-word					26	
memory-byte					23	
memory-word			<u></u>		31	
IDIV = Integer divide (signed)	1111011w	mod 111 r/m				
register-byte			 "		18	
register-word					26	
memory-byte					23	
memory-word					31	
	F					
AAS = ASCII adjust for subtraction	00111111				3	
DAS = Decimal adjust for subtraction	00101111				2	
$\mathbf{AAA} = \mathbf{ASCII}$ adjust for addition	00110111				3	
DAA = Decimal adjust for addition	00100111		_		2	
$\mathbf{AAD} = \mathbf{ASCII}$ adjust for divide	11010101	00001010			14	
AAM = ASCII adjust for multiply	11010100	00001010			15	
CBW = Corrvert byte to word	10011000				2	
CWD = Convert word to double-word	10011001				2	



Function		For	rmat		Clocks	Notes
BIT MANIPULATION INSTRUCTUIONS		F 01	1 111at		CIUCKS	110168
NOT = Invert register/memory	1111011w	mod 010 r/m	\neg		1/7	
$\mathbf{AND} = \text{And}$	1111011W	11104 010 1/111			1//	
reg/memory and register to either	001000dw	mod reg r/m			1/7	
immediate to register/memory	1000000w	mod 100 r/m	data	data if w=1	1/8	
immediate to accumulator	0010010w	data	data if w=1		1	
$\mathbf{OR} = \mathbf{Or}$				· ·	1	
reg/memory and register to either	000010dw	mod reg r/m			1/7	
immediate to register/memory	1000000w	mod 001 r/m	data	data if w=1	1/8	
immediate to accumulator	0000110w	data	data if w=1		1	
XOR = Exclusive or	•		•			
reg/memory and register to either	001100dw	mod reg r/m			1/7	
immediate to register/memory	1000000w	mod 110 r/m	data	data if w=1	1/8	
immediate to accumulator	0011010w	data	data if w=1		1	
TEST = And function to flags, no result						
register/memory and register	1000010w	mod reg r/m			1/7	
immediate data and register/memory	1111011w	mod 000 r/m	data	data if w=1	1/8	
immediate data and accumulator	1010100w	data	data if w=1		1	
Sifts/Rotates						
register/memory by 1	1101000w	mod TTT r/m			2/8	
register/memory by CL	1101001w	mod TTT r/m		<u></u>	1+n / 7+n	
register/memory by Count	1100000w	mod TTT r/m	count		1+n / 7+n	
STRING MANIPULATION INSTRUCTIONS		<u></u>				
MOVS = Move byte/word	1010010w				13	
INS = Input byte/word from DX port	0110110w				13	
OUTS = Output byte/word to DX port	0110111w				13	
CMPS = Compare byte/word	1010011w				18	
SCAS = Scan byte/word	101011w				13	
LODS = Load byte/word to AL/AX	1010110w				13	
STOS = Store byte/word from AL/AX	1010101w				7	
Repeated by count in CX:						
MOVS = Move byte/word	11110010	1010010w			4+9n	
INS = Input byte/word from DX port	11110010	0110110w			5+9n	
OUTS = Output byte/word to DX port	11110010	0110111w			5+9n	
CMPS = Compare byte/word	1111011z	1010011w			4+18n	
SCAS = Scan byte/word	1111001z	1010111w			4+13n	
LODS = Load byte/word to AL/AX	11110010	0101001w			3+9n	
STOS = Store byte/word from AL/AX	11110100	0101001w			4+3n	
PROGRAM TRANSFER INSTRUCTIONS						
Conditional Transfers — jump if:		La	_			
JE/JZ = equal/zero	01110100	disp	_		1/9	
JL/JNGE = less/not greater or equal	011111100	disp	_		1/9	
JLE/JNG = less or equal/not greater	01111110	disp	\dashv		1/9	
JC/JB/JNAE = carry/below/not above or equal	01110010	disp	\dashv		1/9	
JBE/JNA = below or equal/not above	01110110	disp	\dashv		1/9	
JP/JPE = parity/parity even	01111010	disp	\dashv		1/9	
JO = overflow	011110000	disp	\dashv		1/9	
JS = sign	01111000	disp	\dashv		1/9	
JNE/JNZ = not equal/not zero	01110101	disp	\dashv		1/9	
JNL/JGE = not less/greater or equal	01111101	disp	\dashv		1/9	
JNLE/JG = not less or equal/greater	01111111	disp	\dashv		1/9	
JNC/JNB/JAE = not carry/not below	01110011	disp			1/9	
/above or equal	01110111	Ta:	\neg		1/0	
JNBE/JA = not below or equal/above	01110111	disp	\dashv		1/9	
JNP/JPO = not parity/parity odd	01111011 01110001	disp	\dashv		1/9	
JNO = not overflow	01110001	disp			1/9	l



JNS = not sign	01111001	disp]	1/9	
Function	01111001	For	mat	Clocks	Notes
Unconditional Transfers		1011	mat	CIOCKS	110165
CALL = Call procedure					
direct within segment	11101000	disp-low	disp-high	11	
reg/memory indirect within segment	11111111	mod 010 r/m	uisp-ingii	12/17	
indirect intersegment	11111111	mod 010 1/m	(mod 11)	25	
direct intersegment	10011010	segment offset	(mod 11)	18	
direct intersegment	10011010	selector		10	
		selector			
RET = Retum from procedure					
within segment	11000011	7		16	
within segment adding immed to SP	11000011	data-low	data-high	16	
intersegment	11001011	data-10 W	data-mgn	23	
instersegment adding immed to SP	1001011	data-low	data-high	23	
JMP = Unconditional jump	1001010	uata-10W	data-mgn	23	
short/long	11101011	disp-low	7	9/9	
direct within segment	11101011	disp-low	disp-high	9	
reg/memory indirect within segment	11111111	mod 100 r/m	disp-nign	11/16	
indirect intersegment	11111111	mod 100 f/m	(mod ?11)		
	11101010	segment offset	(mod ?11)	18 11	
direct intersegment	11101010			11	
		selector			
Iteration Control					
LOOP = Loop CX times	11100010	disp	1	7/16	
	11100010	disp	-	7/16 7/16	
LOOPZ/LOOPE = Loop while zero/equal LOOPNZ/LOOPNE = Loop while not zero/equa			-		
	11100000	disp	-	7/16	
JCXZ = Jump if CX = zero	11100011	disp	J	7/15	
Interrupt					
INT = Interrupt					
Type specified	11001101	type	7	41	
Type 3	11001101	Турс	J	41	
INTO = Interrupt on overflow	11001110			43/4	
BOUND = Detect value out of range	011001110	mod reg r/m	7	21-60	
IRET = Interrupt return	11001111	illou leg 1/III	J	31	
TRET - Interrupt return	11001111	_		31	
PROCESSOR CONTROL INSTRUCTIONS					
CLC = clear carry	11111000			2	
CMC = Complement carry	11110101	7		2	
STC = Set carry	11111001	1		2	
CLD = Clear direction	111111001	1		2	
STD = Set direction	11111101	╡		2	
CLI = Clear interrupt	11111010	1		5	
STI = Set interrupt	11111010	1		5	
HLT = Halt	1111010	-		1	
WAIT = Wait	10011011	-		1	
LOCK = Bus lock prefix	11110000	\dashv		1	
ESC = Math coprocessor escape	11011MMM	mod PPP r/m	7	1	
NOP = No operation	10010000	1110Q 1 1 F 1/111	ا ا	1	
- No operation	10010000			1	
SEGMENT OVERRIDE PREFIX					
CS CS	00101110	٦		2	
SS	00101110	1		2	
DS	00110110	-		2	
ES ES	00100110	-		2	
EO	00100110				L



22. R8820-I Execution Timings

The above instruction timing represent the minimum execution time in clock cycles for each instruction. The timings given are based on the following assumptions:

- 1. The opcode, along with data or displacement required for execution, has been pre-fetched and resides in the instruction queue at the time needed.
- 2. No wait states or bus HOLDs occur.
- 3. All word -data is located on even-address boundaries.
- 4. One RISC micro operation (uOP) maps one cycle (according to the pipeline stages described below), except the following case:

Pipeline Stages for single micro operation (one cycle):

Fetch
$$\rightarrow$$
 Decode \rightarrow op r \rightarrow ALU \rightarrow WB (For ALU function u OP)

Fetch \rightarrow Decode \rightarrow EA \rightarrow Access \rightarrow WB (For Memory function u OP)

4.1 Memory read uOP need 6 cycles for bus.

Pipeline stages for *Memory read uOP* (6 cycles):

Fetch
$$\rightarrow$$
 Decode \rightarrow EA \rightarrow Access \rightarrow Idle \rightarrow T0 \rightarrow T1 \rightarrow T2 \rightarrow T3 \rightarrow WB

Bus Cycle

4.2 Memory push uOP needs 1 cycle if it has no previous Memory push uOP, and 5 cycles if it has previous Memory push or Memory Write uOP.


```
Pipeline stages for Memory push uOP after Memory push uOP (another 5 cycles):

Fetch \rightarrow Decode \rightarrow EA \rightarrow Access \rightarrow Idle \rightarrow T0 \rightarrow T1 \rightarrow T2 \rightarrow T3 \rightarrow WB (1st Memory push uOP)

(2nd uOP) Fetch \rightarrow Decode \rightarrow EA \rightarrow Access \rightarrow Access \rightarrow Access \rightarrow Access \rightarrow Access \rightarrow Idle \rightarrow T0 \rightarrow T1 \rightarrow T2 \rightarrow T3 \rightarrow WB pipeline stall
```

4.3 *MUL u*OP and *DIV* of ALU function *u*OP for 8-bit operation need both 8 cycles, for 16-bit operation need both 16 cycles. 4.4 All jumps, calls, ret and loopXX instructions required to fetch the next instruction for the destination address

4.4 All jumps, calls, ret and loop XX instructions required to fetch the next instruction for the destination address (*Unconditional Fetch uOP*) need 9 cycles.



Note: op r: operand read stage, EA: Calculate Effective Address stage, Idle: Bus Idle stage, T0..T3: Bus T0..T3 stage, Access: Access data from cache memory stage.



23. DC Characteristics

23.1 Absolute Maximum Rating

Symbol	Rating	Industrial	Unit	Note
V_{Term}	Terminal Voltage with Respect to GND	-0.5~V _{CC} +0.5	V	
T_{A}	Ambient Temperature	-40~+85	°C	

23.2 Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5	5.25	V
GND	Ground	0	0	0	V
Vih	Input High Voltage (Note 1)	2.0		Vcc+0.5	V
Vih1	Input High Voltage (RST)	3		Vcc+0.5	V
Vih2	Input High Voltage (X1)	3		Vcc+0.5	V
Vil	Input Low voltage	-0.5	0	0.8	V

Note 1: The \overline{RST} and X1 pins are not included.


23.3 DC Electrical Characteristics

Symbol	Parameter	Test Condition	Min.	Max.	Unit
Ili	Input Leakage Current	Vcc=Vmax Vin=GND to Vmax	-10	10	uA
Ili (with 10K pull R)	li (with 10K pull R) Input Leakage Current with Pull R 10K enable		-400	400	uA
Ili (with 50K pull R) Input Leakage Current with Pull R 50K		Vcc=Vmax Vin=GND to Vmax	-120	120	uA
Ilo	Output Leakage Current	Vcc=Vmax Vin=GND to Vmax	-10	10	uA
VOI Unithit Low Voltage		Iol=6mA, Vcc=Vmin.		0.4	V
VOH	Output High Voltage	Ioh=-6mA, Vcc=Vmin.	2.4		V
Icc	Max Operating Current	Vcc=5.25V 25MHz		110	mA

Note 2:Vmax=5.25V Vmin=4.75V

Symbol	Parameter	Min.	Max.	Unit	Note
F_{Max}	Max operation clock frequency of industrial		25	Mhz	$V_{CC} \pm 5\%$

24. AC Characteristics






No.	Description	MIN	MAX	Unit
1	CLKOUTA high to A Address Valid	0	12	ns
2	A address valid to RD low	1.5T-9		ns
3	S6 active delay	0	15	ns
4	S6 inactive delay	0	15	ns
5	AD address Valid Delay	0	12	ns
6	Address Hold	0	12	ns
7	Data in setup	5		ns
8	Data in Hold	2		ns
9	ALE active delay	0	12	ns
10	ALE inactive delay	0	12	ns
11	Address Valid after ALE inactive	T/2-5		ns
12	ALE width	T-5		ns
13	RD active delay	0	12	ns
14	RD Pulse Width	2T-10		ns
15	RD inactive delay	0	12	ns
16	CLKOUTA HIGH to \overline{LCS} and \overline{UCS} valid	0	15	ns
17	UCS and LCS inactive delay	0	15	ns
18	PCS and MCS active delay	0	15	ns
19	\overline{PCS} and \overline{MCS} inactive delay	0	15	ns
20	DEN active delay	0	15	ns
21	DEN inactive delay	0	15	ns
22	DTR active delay	0	15	ns
23	DTR inactive delay	0	15	ns
24	Status active delay	0	15	ns
25	Status inactive delay	0	15	ns
26	UZI active delay	0	15	ns
27	UZI inactive delay	0	15	ns

^{1.} T means a clock period time


^{2.} All timing parameters are measured at 1.5V with 50 PF loading on CLKOUTA

All output test conditions are with CL=50 pF






No.	Description	MIN	MAX	Unit	
1	CLKOUTA high to A Address Valid	0	12	ns	
2	A address valid to WR low	1.5T-9		ns	
3	S6 active delay	0	15	ns	
4	S6 inactive delay	0	15	ns	
5	AD address Valid Delay	0	12	ns	
6	Address Hold			ns	
7	ALE active delay	0	12	ns	
8	ALE width	T-10		ns	
9	ALE inactive delay	0	12	ns	
10	Address valid after ALE inactive	1/2T-5		ns	
11	WR active delay	0	12	ns	
12	WR pulse width	2T-10		ns	
13	WR inactive delay	0	12	ns	
14	WHB and WLB active delay	0	15	ns	
15	WHB and WLB inactive delay	0	15	ns	
16	BHE active delay	0	15	ns	
17	BHE inactive delay	0	15	ns	
18	CLKOUTA high to UCS and LCS valid	0	15	ns	
19	$\overline{\text{UCS}}$ and $\overline{\text{LCS}}$ inactive delay	0	15	ns	
20	\overline{PCS} and \overline{MCS} active delay	0	15	ns	
21	\overline{PCS} and \overline{MCS} inactive delay	0	15	ns	
22	DEN active delay	0	15	ns	
23	DEN inactive delay	0	15	ns	
24	DTR active delay	0	15	ns	
25	DTR inactive delay	0	15	ns	
26	Status active delay	0	15	ns	
27	Status inactive delay	0	15	ns	
28	UZI active delay	0	15	ns	
29	UZI inactive delay	0	15	ns	




^{*} The source-synchronized transfer is not followed immediately by another DMA transfer

ŀ	No.	Description	MIN	MAX	Unit
ſ	1	DRQ is confirmed time	5		ns




^{*} The source-synchronized transfer is followed immediately by another DMA transfer


No.	Description	MIN	MAX	Unit
1	DRO is confirmed time	2	0	ns



No.	Description	MIN	MAX	Unit
1	HOLD setup time	5	0	ns
2	HLDA Valid Delay	0	15	ns
3	HOLD hold time	2	0	ns
4	HLDA Valid Delay	0	15	ns



No.	Description	MIN	MAX	Unit
1	ARDY Resolution Transition setup time	5	0	ns
2	ARDY active hold time	5	0	ns



No.	Description	MIN	MAX	Unit
1	SRDY transition setup time	5	0	ns
2	SRDY transition hold time	5	0	ns



25. Thermal Characteristics

 $\theta_{\text{JA}}\!\!:$ thermal resistance from device junction to ambient temperature

P: operation power

T_A: maximum ambient temperature in operation mode

 $T_A=T_J-(P\times\theta_{JA})$

Package/Board	Air Flow (m/s)	$ heta_{ m JA}$
	0	48.8
PQFP/2-Layer	1	44.9
rQrr/2-Layer	2	42.7
	3	41.9
	0	38.9
DOED/A Lover	1	35.7
PQFP/4-Layer	2	33.8
	3	33.3

Unit: °C/Watt


Recommended Storage Temperature: -65°C to $+125^{\circ}\text{C}$


Note: The IC should be mounted on PCB within 7 days after the dry pack is opened. If the IC is out of dry pack more than 7 days, it should be burned in oven $(+125^{\circ}C, > 12 \text{ hours})$ before mounted on PCB.




26. Package Information

26.1 **PQFP**









27. Revision History

Rev.	Date	History
P01	2003/12/26	Preliminary Version 0.1