# RJ2421AA0PB

### **DESCRIPTION**

The RJ2421AA0PB is a 1/4-type (4.5 mm) solidstate image sensor that consists of PN photo-diodes and CCDs (charge-coupled devices). With approximately 320 000 pixels (542 horizontal x 582 vertical), the sensor provides a stable high-resolution color image.

### **FEATURES**

• Number of image pixels: 512 (H) x 582 (V)

Number of optical black pixels
 Horizontal: 2 front and 28 rear

• Pixel pitch : 7.2 μm (H) x 4.7 μm (V)

• Mg, G, Cy, and Ye complementary color filters

· Low fixed-pattern noise and lag

• No burn-in and no image distortion

· Blooming suppression structure

• Built-in output amplifier

Built-in overflow drain voltage circuit and reset gate voltage circuit

 Horizontal shift register clock and reset gate clock voltage: 3.3 V (TYP.)

Variable electronic shutter (1/50 to 1/10 000 s)

· Compatible with PAL standard


· Package:

14-pin half-pitch DIP [Plastic] (P-DIP014-0400A)

Row space: 10.16 mm

# 1/4-type Color CCD Area Sensor with 320 k Pixels

### PIN CONNECTIONS



### **PRECAUTIONS**

- The exit pupil position of lens should be more than 10 mm from the top surface of the CCD.
- Refer to "PRECAUTIONS FOR CCD AREA SENSORS" for details.

# **PIN DESCRIPTION**

SYMBOL	PIN NAME	
OD	Output transistor drain	
os	Output signals	
<b>∮</b> RS	Reset transistor clock	
φν1, φν2, φν3, φν4	Vertical shift register clock	
φH1, φH2	Horizontal shift register clock	
OFD	Overflow drain	
OOFD	Overflow drain output	
PW	P-well	
GND	Ground	
NC	No connection	

# **ABSOLUTE MAXIMUM RATINGS**

 $(T_A = +25^{\circ}C)$ 

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Output transistor drain voltage	Vod	0 to +18	V	
Overflow drain voltage	Vofd	0 to +37	V	
Overflow drain output voltage	Voofd	Internal output	V	1
Reset gate clock voltage	V∳RS	Internal output	V	2
Vertical shift register clock voltage	V∳∨	Vpw to +17.5	V	
Horizontal shift register clock voltage	V∌H	-0.3 to +12	V	
Voltage difference between P-well and vertical clock	Vpw-Vøv	-28 to 0	V	
Voltage difference between vertical clocks	Vøv-Vøv	0 to +15	٧	3
Storage temperature	Тѕтс	-40 to +85	°C	
Ambient operating temperature	TOPR	-20 to +70	·c	

## NOTES:

- 1. Use the circuit parameter indicated in "SYSTEM CONFIGURATION EXAMPLE", and do not connect to DC voltage directly. When OOFD is connected to GND, connect VoD to GND.
- 2. Do not connect to DC voltage directly. When \$\phi\_{\text{RS}}\$ is connected to GND, connect Vop to GND. Reset gate clock is applied below 8 Vp-p.
- 3. When clock width is below 10 µs, and clock duty factor is below 0.1%, voltage difference between vertical clocks will be below 27 V.

# RECOMMENDED OPERATING CONDITIONS

P	ARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Ambient operating temperature		Topr		25.0		,c	
Output transistor	drain voltage	Vod	14.55	15.0	15.45	٧	
Overflow drain clock	p-p level	V∳OFD	21.5	(adj.)	23.5	V	1
Ground		GND		0.0		V	
P-well voltage		Vpw	-9.0		VøVL	٧	2
Vertical shift register clock	LOW level	VøV1L, VøV2L VøV3L, VøV4L	-8.5	-8.0	-7.5	V	
	INTERMEDIATE level	V#V3L, V#V4L V#V11, V#V21 V#V31, V#V41		0.0		V	
	HIGH level	Vøv1H, Vøv3H	14.55	15.0	15.45	٧	
Horizontal shift	LOW level	VøH1L, VøH2L	-0.05	0.0	+0.05	٧	
register clock	HIGH level	Vøн1н, Vøн2н	3.0	3.3	5.25	٧	
Reset gate clock	p-p level	V∳RS	3.0	3.3	5.25	٧	1
Vertical shift regis	ter clock frequency	føV1, føV2 føV3, føV4		15.63		kHz	
Horizontal shift register clock frequency		føH1, føH2		9.66		MHz	
Reset gate clock frequency		føRS		9.66		MHz	

### **NOTES:**

- Connect NC to GND directly or through a capacitor larger than 0.047 μF.
- 1. Use the circuit parameter indicated in "SYSTEM CONFIGURATION EXAMPLE", and do not connect to DC voltage directly.
- 2. Vpw is set below V\u00e9vL that is low level of vertical shift register clock, or is used with the same power supply that is connected to VL of V driver IC.
- \* To apply power, first connect GND and then turn on Vob. After turning on Vob, turn on VPw first and then turn on other powers and pulses. Do not connect the device to or disconnect it from the plug socket while power is being applied.

### CHARACTERISTICS (Drive method : Field accumulation)

(TA = +25°C, Operating conditions: The typical values specified in "RECOMMENDED OPERATING CONDITIONS". Color temperature of light source: 3 200 K, IR cut-off filter (CM-500, 1 mmt) is used.)


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Standard output voltage	Vo		150		mV	2
Photo response non-uniformity	PRNU			15	%	3
Saturation output voltage	VSAT	650			mV	4
Dark output voltage	VDARK		0.5	3.0	mV	1, 5
Dark signal non-uniformity	DSNU		0.5	2.0	mV	1, 6
Sensitivity	R	500	720		mV	7
Smear ratio	SMR		-105	-95	dB	8
Image lag	Al			1.0	%	9
Blooming suppression ratio	ABL	1 000				10
Output transistor drain current	lop		3.0	8.0	mA	
Output impedance	Ro		350		Ω	
Vector breakup				7.0	°, %	11
Line crawling				3.0	%	12
Luminance flicker				2.0	%	13

#### NOTES:


- Within the recommended operating conditions of Vod, Vofd of the internal output satisfies with ABL larger than 1 000 times exposure of the standard exposure conditions, and VsAT larger than 650 mV.
- 1. Ta = +60°C
- The average output voltage under uniform illumination. The standard exposure conditions are defined as when Vo is 150 mV.
- 3. The image area is divided into 10 x 10 segments under the standard exposure conditions. Each segment's voltage is the average output voltage of all pixels within the segment. PRNU is defined by (Vmax – Vmin)/Vo, where Vmax and Vmin are the maximum and minimum values of each segment's voltage respectively.
- 4. The image area is divided into 10 x 10 segments. Each segment's voltage is the average output voltage of all pixels within the segment. VSAT is the minimum segment's voltage under 10 times exposure of the standard exposure conditions.
- The average output voltage under non-exposure conditions
- The image area is divided into 10 x 10 segments under non-exposure conditions. DSNU is defined by (Vdmax – Vdmin), where Vdmax and Vdmin are the maximum and minimum values of each segment's voltage respectively.
- The average output voltage when a 1 000 lux light source with a 90% reflector is imaged by a lens of F4, f50 mm.

- 8. The sensor is exposed only in the central area of V/10 square with a lens at F4, where V is the vertical image size. SMR is defined by the ratio of the output voltage detected during the vertical blanking period to the maximum output voltage in the V/10 square.
- 9. The sensor is exposed at the exposure level corresponding to the standard conditions. All is defined by the ratio of the output voltage measured at the 1st field during the non-exposure period to the standard output voltage.
- 10. The sensor is exposed only in the central area of V/10 square, where V is the vertical image size. ABL is defined by the ratio of the exposure at the standard conditions to the exposure at a point where blooming is observed.
- 11. Observed with a vector scope when the color bar chart is imaged under the standard exposure conditions.
- The difference between the average output voltage of the (Mg + Ye), (G + Cy) line and that of the (Mg + Cy), (G + Ye) line under the standard exposure conditions.
- 13. The difference between the average output voltage of the odd field and that of the even field under the standard exposure conditions.


# **PIXEL STRUCTURE**




# **COLOR FILTER ARRAY**




### **TIMING CHART**






# **SYSTEM CONFIGURATION EXAMPLE**



# **PACKAGE OUTLINES**



### PRECAUTIONS FOR CCD AREA SENSORS


## 1. Package Breakage

In order to prevent the package from being broken, observe the following instructions:

- The CCD is a precise optical component and the package material is ceramic or plastic. Therefore,
  - Take care not to drop the device when mounting, handling, or transporting.
  - Avoid giving a shock to the package.
    Especially when leads are fixed to the socket or the circuit board, small shock could break the package more easily than when the package isn't fixed.
- 2) When applying force for mounting the device or any other purposes, fix the leads between a joint and a stand-off, so that no stress will be given to the jointed part of the lead. In addition, when applying force, do it at a point below the stand-off part.


(In the case of ceramic packages)

 The leads of the package are fixed with low melting point glass, so stress added to a lead could cause a crack in the low melting point glass in the jointed part of the lead.



(In the case of plastic packages)

 The leads of the package are fixed with package body (plastic), so stress added to a lead could cause a crack in the package body (plastic) in the jointed part of the lead.



- 3) When mounting the package on the housing, be sure that the package is not bent.
  - If a bent package is forced into place between a hard plate or the like, the package may be broken.
- If any damage or breakage occurs on the surface of the glass cap, its characteristics could deteriorate.

Therefore,

- Do not hit the glass cap.
- Do not give a shock large enough to cause distortion.
- Do not scrub or scratch the glass surface.
- Even a soft cloth or applicator, if dry, could cause flaws to scratch the glass.

# 2. Electrostatic Damage

As compared with general MOS-LSI, CCD has lower ESD. Therefore, take the following antistatic measures when handling the CCD:

- 1) Always discharge static electricity by grounding the human body and the instrument to be used. To ground the human body, provide resistance of about 1 M $\Omega$  between the human body and the ground to be on the safe side.
- When directly handling the device with the fingers, hold the part without leads and do not touch any lead.

- 3) To avoid generating static electricity,
  - a. do not scrub the glass surface with cloth or plastic.
  - b. do not attach any tape or labels.
  - c. do not clean the glass surface with dustcleaning tape.
- 4) When storing or transporting the device, put it in a container of conductive material.

### 3. Dust and Contamination

Dust or contamination on the glass surface could deteriorate the output characteristics or cause a scar. In order to minimize dust or contamination on the glass surface, take the following precautions:

- 1) Handle the CCD in a clean environment such as a cleaned booth. (The cleanliness level should be, if possible, class 1 000 at least.)
- 2) Do not touch the glass surface with the fingers. If dust or contamination gets on the glass surface, the following cleaning method is recommended:
  - Dust from static electricity should be blown off with an ionized air blower. For antielectrostatic measures, however, ground all the leads on the device before blowing off the dust.
  - The contamination on the glass surface should be wiped off with a clean applicator soaked in isopropyl alcohol. Wipe slowly and gently in one direction only.
  - Frequently replace the applicator and do not use the same applicator to clean more than one device.
- Note: In most cases, dust and contamination are unavoidable, even before the device is first used. It is, therefore, recommended that the above procedures should be taken to wipe out dust and contamination before using the device.

### 4. Other

- Soldering should be manually performed within 5 seconds at 350°C maximum at the tip of soldering iron.
- Avoid using or storing the CCD at high temperature or high humidity as it is a precise optical component. Do not give a mechanical shock to the CCD.
- 3)\* Do not expose the device to strong light. For the color device, long exposure to strong light will fade the color of the color filters.

\* Only for color devices

### SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



#### **NORTH AMERICA**

www.sharpsma.com

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437

### **TAIWAN**

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

### **CHINA**

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:** 

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China

Email: smc@china.global.sharp.co.jp

**EUROPE** 

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

### **SINGAPORE**

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

### HONG KONG

Fax: (86) 755-3273735

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk Shenzhen Representative Office: Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731

#### **JAPAN**

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

### **KOREA**

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819