

SBVS025C - SEPTEMBER 2001

DMOS 1A Low-Dropout Regulator

FEATURES

- NEW DMOS TOPOLOGY:
 Ultra Low Dropout Voltage:
 230mV typ at 1A and 3.3V Output
 Output Capacitor NOT Required for Stability
- FAST TRANSIENT RESPONSE
- VERY LOW NOISE: 33μVrms
- HIGH ACCURACY: ±2% max
- HIGH EFFICIENCY:
 I_{GND} = 1.7mA at I_{OUT} = 1A
 Not Enabled: I_{GND} = 0.5μA
- 2.5V, 2.7V, 3.0V, 3.3V, 5.0V AND ADJUSTABLE OUTPUT VERSIONS
- THERMAL PROTECTION
- SMALL SURFACE-MOUNT PACKAGES: SOT223-5, DDPAK-5

APPLICATIONS

- PORTABLE COMMUNICATION DEVICES
- BATTERY-POWERED EQUIPMENT
- MODEMS
- BAR-CODE SCANNERS
- BACKUP POWER SUPPLIES


DESCRIPTION


The REG104 is a family of low-noise, low-dropout linear regulators with low ground pin current. Its new DMOS topology provides significant improvement over previous designs, including low dropout voltage (only 230mV typ at full load), and better transient performance. In addition, no output capacitor is required for stability, unlike conventional low dropout regulators that are difficult to compensate and require expensive low ESR capacitors greater than 1µF.

Typical ground pin current is only 1.7 mA (at $I_{OUT} = 1 \text{A}$) and drops to $0.5 \mu \text{A}$ in "not enabled" mode. Unlike regulators with PNP pass devices, quiescent current remains relatively constant over load variations and under dropout conditions.

The REG104 has very low output noise (typically $33\mu Vrms$ for $V_{OUT} = 3.3V$ with $C_{NR} = 0.01\mu F$), making it ideal for use in portable communications equipment. On-chip trimming results in high output voltage accuracy. Accuracy is maintained over temperature, line, and load variations. Key parameters are tested over the specified temperature range ($-40^{\circ}C$ to $+85^{\circ}C$).

The REG104 is well protected—internal circuitry provides a current limit which protects the load from damage. Thermal protection circuitry keeps the chip from being damaged by excessive temperature. The REG104 is available in the DDPAK-5 and the SOT223-5.





NOTE: (1) Optional.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ABSOLUTE MAXIMUM RATINGS(1)

Supply Input Voltage, V _{IN}	0.3V to 16V
Enable Input	
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	–55°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	–55°C to +150°C
Lead Temperature (soldering, 3s, SOT, and DDPAK) .	+240°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

ELECTROSTATIC DISCHARGE SENSITIVITY


This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
5V Output REG104FA-5	DDPAK-5	KTT "	-40°C to +85°C	REG104FA-5.0	REG104FA-5 REG104FA-5	Rails, 49 Tape and Reel, 500
REG104GA-5	SOT223-5	DCQ	-40°C to +85°C	R104G50	REG104GA-5 REG104GA-5	Rails, 78 Tape and Reel, 2500
3.3V Output REG104FA-3.3	DDPAK-5	KTT "	-40°C to +85°C	REG104FA-3.3	REG104FA-3.3 REG104FA-3.3	Rails, 49 Tape and Reel, 500
REG104GA-3.3	SOT223-5	DCQ "	–40°C to +85°C "	R104G33	REG104GA-3.3 REG104GA-3.3	Rails, 78 Tape and Reel, 2500
3.0V Output REG104FA-3	DDPAK-5	KTT "	-40°C to +85°C	REG104FA-3.0	REG104FA-3 REG104FA-3	Rails, 49 Tape and Reel, 500
REG104GA-3	SOT223-5	DCQ "	-40°C to +85°C	R104G30	REG104GA-3 REG104GA-3	Rails, 78 Tape and Reel, 2500
2.7V Output REG104FA-2.7	DDPAK-5	KTT	-40°C to +85°C	REG104FA-2.7	REG104FA-2.7 REG104FA-2.7	Rails, 49 Tape and Reel, 500
REG104GA-2.7	SOT223-5	DCQ "	–40°C to +85°C	R104G27	REG104GA-2.7 REG104GA-2.7	Rails, 78 Tape and Reel, 2500
2.5V Output REG104FA-2.5	DDPAK-5	KTT "	-40°C to +85°C	REG104FA-2.5	REG104FA-2.5 REG104FA-2.5	Rails, 49 Tape and Reel, 500
REG104GA-2.5	SOT223-5	DCQ "	–40°C to +85°C	R104G25	REG104GA-2.5 REG104GA-2.5	Rails, 78 Tape and Reel, 2500
Adjustable Output REG104FA-A	DDPAK-5	KTT	-40°C to +85°C	REG104FA-A	REG104FA-A REG104FA-A	Rails, 49 Tape and Reel, 500
REG104GA-A	SOT223-5 "	DCQ "	−40°C to +85°C	R104GA "	REG104GA-A REG104GA-A	Rails, 78 Tape and Reel, 2500

PIN CONFIGURATIONS





ELECTRICAL CHARACTERISTICS: $V_S = +2.7V$ to +5.5V

Boldface limits apply over the specified temperature range, $T_J = -40^{\circ}C$ to $+85^{\circ}C$

At $T_J = +25^{\circ}C$, $V_{IN} = V_{OUT} + 1V$ ($V_{OUT} = 3.0V$ for REG104-A), $V_{ENABLE} = 2V$, $I_{OUT} = 10$ mA, $C_{NR} = 0.01$ μ F, and $C_{OUT} = 0.1$ μ F(1), unless otherwise noted.


			REG104GA REG104FA			
PARAMETER		CONDITION	MIN	TYP	MAX	UNITS
OUTPUT VOLTAGE Output Voltage Range REG104-2.5 REG104-2.7 REG104-3.0 REG104-3.3 REG104-5 REG104-A Reference Voltage Adjust Pin Current	V _{OUT} V _{REF} I _{ADJ}		V_{REF}	2.5 2.7 3.0 3.3 5	5.5 1	V V V V V μΑ
Accuracy $T_J = -40^{\circ}C$ to +85°C vs Temperature vs Line and Load $T_J = -40^{\circ}C$ to +85°C	dV _{OUT} /dT	$T_J = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $I_{OUT} = 10\text{mA to } 1\text{A}, \ V_{IN} = (V_{OUT} + 0.7\text{V}) \text{ to } 15\text{V}$ $V_{IN} = (V_{OUT} + 0.9\text{V}) \text{ to } 15\text{V}$		±0.5 70 ±0.5	±2 ± 3.0 ±2.5 ± 3.5	% % ppm/°C % %
DC DROPOUT VOLTAGE ^(2, 3) For all models except 5V For 5V model For all models except 5V T _J = -40°C to +85°C	V _{DROP}	I _{OUT} = 10mA I _{OUT} = 1A I _{OUT} = 1A I _{OUT} = 1A		3 230 320	25 400 500 480	mV mV mV
For 5V models $T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$		I _{OUT} = 1A			580	mV
VOLTAGE NOISE f = 10Hz to 100kHz Without C _{NR} (all models) With C _{NR} (all fixed voltage models)	V _n	$C_{NR} = 0, C_{OUT} = 0$ $C_{NR} = 0.01 \mu F, C_{OUT} = 10 \mu F$	3: 10	5μVrms/V • V _{OL} 0μVrms/V • V _{OL}	л л <u>т</u>	μVrms μVrms
OUTPUT CURRENT Current Limit ⁽⁴⁾ $T_J = -40^{\circ}C$ to +85°C	I _{CL}		1.2 1.0	1.7	2.1 2.2	A A
RIPPLE REJECTION f = 120Hz				65		dB
ENABLE CONTROL V _{ENABLE} High (output enabled) V _{ENABLE} Low (output disabled) I _{ENABLE} High (output enabled) I _{ENABLE} Low (output disabled) Output Disable Time Output Enable Softstart Time	V _{ENABLE} I _{ENABLE}	V_{ENABLE} = 2V to V_{IN} , V_{IN} = 2.1V to 6.5 ⁽⁵⁾ V_{ENABLE} = 0V to 0.5V	2 -0.2	1 2 50 1.5	V _{IN} 0.5 100 100	V V nA nA μs ms
THERMAL SHUTDOWN Junction Temperature Shutdown Reset from Shutdown				150 130		°C
GROUND PIN CURRENT Ground Pin Current Enable Pin Low	I _{GND}	$I_{OUT} = 10\text{mA}$ $I_{OUT} = 1\text{A}$ $V_{ENABLE} \le 0.5\text{V}$		0.5 1.7 0.5	0.7 1.8	mA mA μA
INPUT VOLTAGE Operating Input Voltage Range ⁽⁶⁾ Specified Input Voltage Range T _J = -40°C to +85°C	V _{IN}	V _{IN} > 2.7V V _{IN} > 2.9V	2.1 V _{OUT} + 0.7 V _{OUT} + 0.9		15 15 15	V V V
TEMPERATURE RANGE Specified Range Operating Range Storage Range	Тл		-40 -55 -65		+85 +125 +150	ို လို
Thermal Resistance DDPAK-5 Surface Mount SOT223-5 Surface Mount	$ heta_{ extsf{JC}}$	Junction-to-Case Junction-to-Case		4 15		°C/W °C/W


NOTES: (1) The REG104 does not require a minimum output capacitor for stability. However, transient response can be improved with proper capacitor selection. (2) Dropout voltage is defined as the input voltage minus the output voltage that produces a 2% change in the output voltage from the value at $V_{IN} = V_{OUT} + 1V$ at fixed load. (3) Not applicable for V_{OUT} less than 2.7V. (4) Current limit is the output current that produces a 15% change in output voltage from $V_{IN} = V_{OUT} + 1V$ and $I_{OUT} = 10$ mA. (5) For $V_{IN} > 6.5V$, see typical characteristic " V_{ENABLE} " (6) The REG104 no longer regulates when $V_{IN} < V_{OUT} + V_{DROP (MAX)}$. In drop-out or when the input voltage is between 2.7V and 2.1V, the impedance from V_{IN} to V_{OUT} is typically less than 1Ω at $T_J = +25$ °C. See typical characteristic "Output Voltage Change vs V_{IN} ".





TYPICAL CHARACTERISTICS


For all models, at T_J = +25°C and $V_{\mbox{\footnotesize ENABLE}}$ = 2V, unless otherwise noted.




















TYPICAL CHARACTERISTICS (Cont.)


For all models, at T_J = +25°C and V_{ENABLE} = 2V, unless otherwise noted.






















TYPICAL CHARACTERISTICS (Cont.)


For all models, at T_J = +25°C and V_{ENABLE} = 2V, unless otherwise noted.




















TYPICAL CHARACTERISTICS (Cont.)


For all models, at T_J = +25°C and V_{ENABLE} = 2V, unless otherwise noted.













BASIC OPERATION

The REG104 series is a family of LDO (Low DropOut) linear regulators. The family includes five fixed output versions (2.5V to 5.0V) and an adjustable output version. An internal DMOS power device provides low dropout regulation with near constant ground pin current (largely independent of load and dropout conditions) and very fast line and load transient response. All versions include internal current limit and thermal shutdown circuitry.

Figure 1 shows the basic circuit connections for the fixed voltage models. Figure 2 gives the connections for the adjustable output version (REG104A) and example resistor values for some commonly used output voltages. Values for other voltages can be calculated from the equation shown in Figure 2.




FIGURE 1. Fixed Voltage Nominal Circuit for REG104.

None of the versions require an output capacitor for regulator stability. The REG104 will accept any output capacitor type less than $1\mu F$. For capacitance values larger than $1\mu F$ the effective ESR should be greater than 0.1Ω . This minimum ESR value includes parasitics such as printed circuit board traces, solder joints, and sockets. A minimum $0.1\mu F$ low ESR capacitor connected to the input supply voltage is recommended.

ENABLE

The Enable pin allows the regulator to be turned on and off. This pin is active HIGH and compatible with standard TTL-CMOS levels. Inputs below $0.5V\ (max)$ turn the regulator off and all circuitry is disabled. Under this condition ground-pin current drops to approximately $0.5\mu A$.

When not used, the Enable pin may be connected to $V_{\rm IN}$. Internal to the part, the Enable pin is connected to an input resistor-zener diode circuit, as shown in Figure 3, creating a nonlinear input impedance.




FIGURE 3. Enable Pin Equivalent Input Circuit.




FIGURE 2. Adjustable Voltage Circuit for REG104A.



The Enable Pin Current versus Applied Voltage relationship is shown in Figure 4. When the Enable pin is connected to $V_{\rm IN}$ greater than 10V, a series resistor may be used to limit the current.




FIGURE 4. Enable Pin Current versus Applied Voltage.

OUTPUT NOISE

A precision band-gap reference is used for the internal reference voltage, V_{REF} , for the REG104. This reference is the dominant noise source within the REG104. It generates approximately 45 μ Vrms in the 10Hz to 100kHz bandwidth at the reference output. The regulator control loop gains up the reference noise, so that the noise voltage of the regulator is approximately given by:

$$V_{N} = 45\mu Vrms \frac{R_1 + R_2}{R2} = 45\mu Vrms \bullet \frac{V_{OUT}}{V_{REF}}$$

Since the value of V_{REF} is 1.295V, this relationship reduces to:

$$V_{\rm N} = 35 \, \frac{\mu V rms}{V} \bullet V_{\rm OUT}$$

Connecting a capacitor, C_{NR} , from the Noise-Reduction (NR) pin to ground can reduce the output noise voltage. Adding C_{NR} , as shown in Figure 5, forms a low-pass filter for the voltage reference. For $C_{NR}=10$ nF, the total noise in the 10Hz to 100kHz bandwidth is reduced by approximately a factor of 3.5. This noise reduction effect is shown in Figure 6.




FIGURE 6. Output Noise versus Noise Reduction Capacitor.

The REG104 adjustable version does not have the noise-reduction pin available, however, the adjust pin is the summing junction of the error amplifier. A capacitor, C_{FB} ,




FIGURE 5. Block Diagram.

connected from the output to the adjust pin will reduce both the output noise and the peak error from a load transient. Figure 7 shows improved output noise performance for two capacitor combinations.




FIGURE 7. Output Noise Density on Adjustable Versions.

The REG104 utilizes an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the DMOS pass element above $V_{\rm IN}$. The charge-pump switching noise (nominal switching frequency = 2MHz) is not measurable at the output of the regulator.

DROP-OUT VOLTAGE

The REG104 uses an N-channel DMOS as the "pass" element. When the input voltage is within a few hundred millivolts of the output voltage, the DMOS device behaves like a resistor. Therefore, for low values of $V_{\rm IN}$ to $V_{\rm OUT}$, the regulator's input-to-output resistance is the Rds_ON of the DMOS pass element (typically $230 {\rm m}\Omega$). For static (DC) loads, the REG104 will typically maintain regulation down to $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop of 230mV at full rated output current. In Figure 8, the bottom line (DC dropout) shows the minimum $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop required to prevent dropout under DC load conditions.




FIGURE 8. Transient and DC Dropout.

For large step changes in load current, the REG104 requires a larger voltage drop across it to avoid degraded transient response. The boundary of this "transient dropout" region is shown as the top line in Figure 8. Values of $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop above this line insure normal transient response.

In the transient dropout region between "DC" and "Transient", transient response recovery time increases. The time required to recover from a load transient is a function of both the magnitude and rate of the step change in load current and the available "headroom" $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop. Under worst-case conditions (full-scale load change with $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop close to DC dropout levels), the REG104 can take several hundred microseconds to re-enter the specified window of regulation.

TRANSIENT RESPONSE

The REG104 response to transient line and load conditions improves at lower output voltages. The addition of a capacitor (nominal value 10nF) from the output pin to ground may improve the transient response. In the adjustable version, the addition of a capacitor, C_{FB} (nominal value 10nF), from the output to the adjust pin will also improve the transient response.

THERMAL PROTECTION

Power dissipated within the REG104 will cause the junction temperature to rise. The REG104 has thermal shutdown circuitry that protects the regulator from damage. The thermal protection circuitry disables the output when the junction temperature reaches approximately 150°C, allowing the device to cool. When the junction temperature cools to approximately 130°C, the output circuitry is again enabled. Depending on various conditions, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, but may have an undesirable effect on the load.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 125°C, maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered. Use worst-case loads and signal conditions. For good reliability, thermal protection should trigger more than 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the REG104 has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the REG104 into thermal shutdown will degrade reliability.



POWER DISSIPATION

The REG104 is available in two different package configurations. The ability to remove heat from the die is different for each package type and, therefore, presents different considerations in the Printed Circuit-Board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. While it is difficult-to-impossible to quantify all of the variables in a thermal design of this type, performance data for several configurations are shown in Figure 9. In all cases the PCB copper area is bare copper, free of solder resist mask, and not solder plated. All examples are for 1-ounce copper. Using heavier copper will increase the effectiveness in moving the heat from the device. In those examples where there is copper on both sides of the PCB, no connection has been provided between the two sides. The addition of plated through holes will improve the heat sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the average output current times the voltage across the output element, $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop.

$$P_D = (V_{IN} - V_{OUT}) \bullet I_{OUT(AVG)}$$

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.




FIGURE 9. Maximum Power Dissipation versus Ambient Temperature for the Various Packages and PCB Heat Sink Configurations.



REGULATOR MOUNTING

The tab of both packages is electrically connected to ground. For best thermal performance, the tab of the DDPAK surface-mount version should be soldered directly to a circuit-board copper area. Increasing the copper area improves heat dissipation. Figure 10 shows typical thermal resistance from junction to ambient as a function of the copper area for the DDPAK, Figure 11 shows the same relationship for the SOT-223.

Although the tabs of the DDPAK and the SOT-223 are electrically grounded, they are not intended to carry any current. The copper pad that acts as a heat sink should be isolated from the rest of the circuit to prevent current flow through the device from the tab to the ground pin. Solder pad footprint recommendations for the various REG104 devices are presented in the Application Bulletin "Solder Pad Recommendations for Surface-Mount Devices" (SBFA015), available from the Texas Instruments web site (www.ti.com).




FIGURE 10. Thermal Resistance versus PCB Area for the Five Lead DDPAK.





FIGURE 11. Thermal Resistance versus PCB Area for the Five Lead SOT-223.



KTT (R-PSFM-G5)

PLASTIC FLANGE-MOUNT



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Dimensions do not include mold protrusions, not to exceed 0.006 (0,15).





DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Ç. Controlling dimension in inches

Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.

Lead width dimension does not include dambar protrusion.

Lead width and thickness dimensions apply to solder plated leads.

- G. Interlead flash allow 0.008 inch max.
- H. Gate burr/protrusion max. 0.006 inch.

- I. Datums A and B are to be determined at Datum H.
- J. Package dimensions per JEDEC outline drawing TO–261, issue B, dated Feb. 1999.

This variation is not yet included.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265