

**15A, 80V, 0.140 Ohm, Logic Level,  
N-Channel Power MOSFET**

The RFP15N08L is an N-Channel enhancement mode silicon gate power field effect transistor specifically designed for use with logic level (5 volt) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3-5 volt range, thereby facilitating true on-off power control from logic circuit supply voltages.

Formerly developmental type TA09804.

**Ordering Information**


PART NUMBER	PACKAGE	BRAND
RFP15N08L	TO-220AB	RFP15N08L

NOTE: When ordering, use the entire part number.

**Features**


- 15A, 80V
- $r_{DS(ON)} = 0.140\Omega$
- Design Optimized for 5 Volt Gate Drive
- Can be Driven Directly from Q-MOS, N-MOS, TTL Circuits
- SOA is Power Dissipation Limited
- 175°C Rated Junction Temperature
- Logic Level Gate
- High Input Impedance
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

**Symbol**



**Packaging**

**JEDEC TO-220AB**



## RFP15N08L

### Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

	RFP15N08L	UNITS	
Drain to Source Breakdown Voltage (Note 1) . . . . .	$V_{DS}$	80	V
Drain to Gate Voltage (Note 1) . . . . .	$V_{DGR}$	80	V
Gate to Source Voltage . . . . .	$V_{GS}$	$\pm 10$	V
Continuous Drain Current . . . . .	$I_D$	15	A
Pulsed Drain Current (Note 3) . . . . .	$I_{DM}$	40	A
Maximum Power Dissipation . . . . .	$P_D$	72	W
Derated above 25°C. . . . .		0.48	W/°C
Operating and Storage Temperature . . . . .	$T_J, T_{STG}$	-55 to 175	°C
Maximum Temperature for Soldering			
Leads at 0.063in (1.6mm) from Case for 10s. . . . .	$T_L$	300	°C
Package Body for 10s, See Techbrief 334 . . . . .	$T_{pkg}$	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ .

### Electrical Specifications $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 1mA, V <sub>GS</sub> = 0V		80	-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 1mA		1	-	2.5	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	T <sub>C</sub> = 25°C, V <sub>DS</sub> = 65V, V <sub>GS</sub> = 0V		-	-	1	μA
		T <sub>C</sub> = 125°C, V <sub>DS</sub> = 65V, V <sub>GS</sub> = 0V		-	-	50	μA
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±10V, V <sub>DS</sub> = 0V		-	-	±100	nA
Drain to Source On Voltage	V <sub>DS(ON)</sub>	I <sub>D</sub> = 7.5A, V <sub>GS</sub> = 5V		-	-	1.05	V
		I <sub>D</sub> = 15A, V <sub>GS</sub> = 5V		-	-	3.0	V
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	I <sub>D</sub> = 7.5A, V <sub>GS</sub> = 5V		-	-	0.140	Ω
Forward Transconductance	V <sub>(plateau)</sub>	V <sub>DS</sub> = 15V, I <sub>D</sub> = 15A		-	-	4.5	V
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 40V, I <sub>D</sub> = 7.5A, R <sub>GS</sub> = 6.25Ω, V <sub>GS</sub> = 5V		-	-	40	ns
Rise Time	t <sub>r</sub>			-	-	325	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>			-	-	325	ns
Fall Time	t <sub>f</sub>			-	-	325	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q <sub>g(TOT)</sub>	V <sub>GS</sub> = 0-10V	V <sub>DD</sub> = 64V, I <sub>D</sub> = 15A, R <sub>L</sub> = 4.27Ω	-	-	80	nC
Gate Charge at 5V	Q <sub>g(5)</sub>	V <sub>GS</sub> = 0-5V		-	-	45	nC
Threshold Gate Charge	Q <sub>g(TH)</sub>	V <sub>GS</sub> = 0-1V		-	-	3	nC
Thermal Resistance Junction to Case	R <sub>θJC</sub>			-	-	2.083	°C/W

### Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	$V_{SD}$	$I_{SD} = 7.5\text{A}$	-	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_{SD} = 4\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	225	-	ns

#### NOTES:

2. Pulsed: pulse duration =  $\leq 300\mu\text{s}$  maximum, duty cycle =  $\leq 2\%$ .
3. Repetitive rating: pulse width limited by maximum junction temperature.

# Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. FORWARD BIAS SAFE OPERATING AREA




FIGURE 3. SATURATION CHARACTERISTICS




FIGURE 4. TRANSFER CHARACTERISTICS




FIGURE 5. DRAIN TO SOURCE ON RESISTANCE vs DRAIN CURRENT




FIGURE 6. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

**Typical Performance Curves** Unless Otherwise Specified (Continued)




FIGURE 7. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE





FIGURE 8. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 9. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

**Test Circuits and Waveforms**




FIGURE 10. SWITCHING TIME TEST CIRCUIT




FIGURE 11. RESISTIVE SWITCHING WAVEFORMS

**Test Circuits and Waveforms** (Continued)




FIGURE 12. GATE CHARGE TEST CIRCUIT




FIGURE 13. GATE CHARGE WAVEFORMS

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE <sup>x</sup> <sup>TM</sup>	FAST <sup>®</sup>	PACMAN <sup>TM</sup>	SuperSOT <sup>TM</sup> -3
Bottomless <sup>TM</sup>	FAST <sup>r</sup> <sup>TM</sup>	POP <sup>TM</sup>	SuperSOT <sup>TM</sup> -6
CoolFET <sup>TM</sup>	GlobalOptoisolator <sup>TM</sup>	PowerTrench <sup>®</sup>	SuperSOT <sup>TM</sup> -8
CROSSVOLT <sup>TM</sup>	GTO <sup>TM</sup>	QFET <sup>TM</sup>	SyncFET <sup>TM</sup>
DenseTrench <sup>TM</sup>	HiSeC <sup>TM</sup>	QS <sup>TM</sup>	TinyLogic <sup>TM</sup>
DOMET <sup>TM</sup>	ISOPLANAR <sup>TM</sup>	QT Optoelectronics <sup>TM</sup>	UHC <sup>TM</sup>
EcoSPARK <sup>TM</sup>	LittleFET <sup>TM</sup>	Quiet Series <sup>TM</sup>	UltraFET <sup>TM</sup>
E <sup>2</sup> CMOS <sup>TM</sup>	MicroFET <sup>TM</sup>	SILENT SWITCHER <sup>®</sup>	VCX <sup>TM</sup>
EnSigna <sup>TM</sup>	MICROWIRE <sup>TM</sup>	SMART START <sup>TM</sup>	
FACT <sup>TM</sup>	OPTOLOGIC <sup>TM</sup>	Star* Power <sup>TM</sup>	
FACT Quiet Series <sup>TM</sup>	OPTOPLANAR <sup>TM</sup>	Stealth <sup>TM</sup>	

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.