

Data Sheet Ju

July 1999

File Number 22

r 2270.3

# 25A, 50V, 0.047 Ohm, Logic Level, N-Channel Power MOSFET

The RFP25N05L is an N-Channel logic level power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. The RFP25N05L was designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V to 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.

Formerly developmental type TA09871.

# **Ordering Information**

PART NUMBER	PACKAGE	BRAND
RFP25N05L	TO-220AB	RFP25N05L

NOTE: When ordering, include the entire part number.

## **Features**


- 25A, 50V
- $r_{DS(ON)} = 0.047\Omega$
- · UIS SOA Rating Curve (Single Pulse)
- · Design Optimized for 5V Gate Drives
- · Can be Driven Directly from CMOS, NMOS, TTL Circuits
- · Compatible with Automotive Drive Requirements
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance
- Majority Carrier Device
- · Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

# Symbol



## **Packaging**

#### JEDEC TO-220AB



## RFP25N05L

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	RFP25N05L	UNITS
Drain to Source Voltage (Note 1)	50	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1)	50	V
Continuous Drain Current	25	Α
Pulsed Drain Current (Note 3)	65	Α
Single Pulse Avalanche Energy Rating (See Figures 4, 15, and 16)	Refer to UIS SOA Curve	
Gate to Source VoltageV <sub>GS</sub>	±10	V
Maximum Power Dissipation	60	W
Linear Derating Factor above 25°C	0.48	W/oC
Operating and Storage Temperature	-55 to 150	oC
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sTL	300	°С
Package Body for 10s, See Techbrief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTE:

1.  $T_J = 25^{\circ}C$  to  $125^{\circ}C$ .

# $\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{C} = 25^{0}\text{C}, \hspace{0.5cm} \textbf{Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA (Figure 10)		50	-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 250\mu A$ (Figure 9)		1.0	-	2.0	V
Gate to Source Leakage	I <sub>GSS</sub>	$V_{GS} = \pm 10V, V_{DS} = 0$	V	-	-	±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 40V, V <sub>GS</sub> = 0V		-	-	1.0	μΑ
		T <sub>C</sub> = 150°C		-	-	50	μΑ
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 5V, I <sub>D</sub> = 25A	(Figures 7, 8)	-	-	0.047	Ω
		V <sub>GS</sub> = 4V, I <sub>D</sub> = 25A		-	-	0.056	Ω
Turn-On Time	t(ON)	$V_{DD} = 25V, I_D = 12.5A$ $R_L = 2\Omega, R_{GS} = 5\Omega$ (Figures 15, 16)		-	-	60	ns
Turn-On Delay Time	t <sub>d(ON)</sub>			-	15	-	ns
Rise Time	t <sub>r</sub>			-	35	-	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>			-	40	-	ns
Fall Time	t <sub>f</sub>			-	14	-	ns
Turn-Off Time	t(OFF)			-	-	100	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q <sub>g(TOT)</sub>	V <sub>GS</sub> = 0 - 10V	$V_{DD} = 40V, I_D = 25A,$ $R_L = 1.6\Omega$ (Figures 17, 18)	-	-	80	nC
Gate Charge at 5V	Q <sub>g(5)</sub>	V <sub>GS</sub> = 0 - 5V		-	-	45	nC
Threshold Gate Charge	Q <sub>g(TH)</sub>	V <sub>GS</sub> = 0 - 1V		-	-	3.0	nC
Thermal Resistance Junction to Case	$R_{ heta JC}$			-	-	2.083	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	-	80	°C/W

# **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 25A	-	-	1.5	V
Diode Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 25A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	125	ns

#### NOTES:

- 2. Pulse Test: Pulse width  $\leq 80 \mu s,$  duty cycle  $\leq 2 \%.$
- 3. Repetitive Rating: Pulse width limited by Max junction temperature.

©2001 Fairchild Semiconductor Corporation

# Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 3. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. SATURATION CHARACTERISTICS




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 4. UNCLAMPED INDUCTIVE SWITCHING SOA (SINGLE PULSE UIS SOA)




FIGURE 6. TRANSFER CHARACTERISTICS

# Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 7. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 9. NORMALIZED GATE TO THRESHOLD vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs VOLTAGE




FIGURE 8. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE





FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260

FIGURE 12. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

# Test Circuits and Waveforms




FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14. UNCLAMPED ENERGY WAVEFORMS




FIGURE 15. SWITCHING TIME TEST CIRCUIT




FIGURE 16. RESISTIVE SWITCHING WAVEFORMS




FIGURE 17. GATE CHARGE TEST CIRCUIT




FIGURE 18. GATE CHARGE WAVEFORMS

## **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST®	PACMAN™	SuperSOT™-3
Bottomless™	FASTr™	$POP^{TM}$	SuperSOT™-6
CoolFET™	GlobalOptoisolator™	PowerTrench ®	SuperSOT™-8
CROSSVOLT <sup>TM</sup>	GTO™ .	QFET™	SyncFET™
DenseTrench™	HiSeC™	QS™	TinyLogic™
DOME™	ISOPLANAR™	QT Optoelectronics™	UHC <sup>TM</sup>
EcoSPARK™	LittleFET™	Quiet Series™	UltraFET™
E <sup>2</sup> CMOS <sup>TM</sup>	MicroFET™	SILENT SWITCHER ®	$VCX^{TM}$
EnSigna™	MICROWIRE™	SMART START™	

FACT Quiet Series<sup>TM</sup> OPTOPLANAR<sup>TM</sup> Star\* Power<sup>TM</sup>
Star\* Power<sup>TM</sup>
Stealth<sup>TM</sup>

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.