


# PS51259-A

TRANSFER-MOLD TYPE  
INSULATED TYPE

## PS51259-A



### INTEGRATED POWER FUNCTIONS

- Single phase AC input, DC output IGBT/FWD converter bridge
- 600V, 20Arms (Input current)

### INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS


- IGBTs driver circuit
- Control supply under-voltage (UV) protection
- Input interface : 5~15V line CMOS/TTL compatible, Schmitt Trigger receiver circuit (Active high)

## APPLICATION

AC100~200V Active-Converter for PFC (Power Factor Correction), of Air-conditioner and so on.

Fig. 1 PACKAGE OUTLINES

Dimensions in mm



**PS51259-A**

TRANSFER-MOLD TYPE  
INSULATED TYPE

**MAXIMUM RATINGS** (Tj = 25°C, unless otherwise noted)

**MAIN CIRCUIT PART**

Symbol	Parameter	Conditions	Ratings	Unit
Vi	Supply Voltage	Applied between : S-R	264	Vrms
Vi(surge)	Supply Voltage (surge)	Applied between : S-R, Surge value, Non-operating	500	V
Vo	Output Voltage	Applied between : P-N	450	V
Vo(surge)	Output Voltage (surge)	Applied between : P-N, Surge value, Non-operating	500	V
VCEs	Collector-Emitter Voltage	—	600	V
VRRM	Repetitive Peak Reverse Voltage	—	600	V
Ii	Input Current (100% Load)	Tc ≤ +90°C, Vi = 200V, Vo = 300V, fPWM = 20kHz	20	Arms
Ii(125%)	Input Current (125% Load)	Tc ≤ +90°C, Vi = 200V, Vo = 300V, fPWM = 20kHz, 1 min Non-repetitive	25	Arms
I <sup>2</sup> t	I <sup>2</sup> t for Fu sing	Value for 1msec of Surge Current	120	A <sup>2</sup> s
Tj	Junction Temperature	(Note 1)	-20~+125	°C

**Note 1 :** The maximum junction temperature rating of the power chips integrated within the DIP-PFC is 150°C (@ Tc ≤ 100°C) however, to ensure safe operation of the DIP-PFC, the average junction temperature should be limited to Tj(ave) ≤ 125°C (@ Tc ≤ 100°C).


**CONTROL (PROTECTION) PART**

Symbol	Parameter	Condition	Ratings	Unit
V <sub>D</sub>	Control supply voltage	Applied between : V <sub>D</sub> -GND	20	V
V <sub>IN</sub>	Control input voltage	Applied between : V <sub>IN</sub> -GND	0~V <sub>D</sub> +0.5	V

**TOTAL SYSTEM**

Symbol	Parameter	Condition	Ratings	Unit
Tc	Module case operation temperature	(Note 2)	-20~+100	°C
Tstg	Storage temperature		-40~+125	°C
Viso	Isolation voltage	60Hz, Sinusoidal, AC 1 minute, connection pins to heat-sink plate	1500	Vrms

**Note 2 : Tc MEASUREMENT POINT**



# PS51259-A

TRANSFER-MOLD TYPE  
INSULATED TYPE

## THERMAL RESISTANCE

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
R <sub>th(j-c)Q</sub>	Junction to case thermal resistance	Inverter IGBT part	—	—	1.55	°C/W
R <sub>th(j-c)F</sub>		Inverter FWDi part	—	—	1.90	°C/W
R <sub>th(c-f)</sub>	Contact thermal resistance	Case to fin, (per 1 module) thermal grease applied	—	—	0.067	°C/W

## ELECTRICAL CHARACTERISTICS (T<sub>j</sub> = 25°C, unless otherwise noted)

### INVERTER PART

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	V <sub>D</sub> = 15V, V <sub>IN</sub> = 5V, I <sub>C</sub> = 50A	—	1.8	2.4	V
V <sub>F</sub>	Forward voltage	I <sub>F</sub> = 50A	—	2.1	2.6	V
t <sub>on</sub>	Switching times	V <sub>CC</sub> = 300V, V <sub>D</sub> = 15V I <sub>C</sub> = 30A, T <sub>j</sub> = 125°C, V <sub>IN</sub> = 5V ↔ 0V Inductive load	—	0.29	—	μs
t <sub>r</sub>			—	0.13	—	μs
t <sub>c(on)</sub>			—	0.15	—	μs
t <sub>off</sub>			—	0.46	—	μs
t <sub>c(off)</sub>			—	0.17	—	μs
I <sub>CES</sub>	Collector-emitter cut-off current	V <sub>CE</sub> = 600V	T <sub>j</sub> = 25°C		1	mA
			T <sub>j</sub> = 125°C		10	
I <sub>R</sub>	Reverse current	V <sub>R</sub> = 600V	T <sub>j</sub> = 25°C		1	mA
			T <sub>j</sub> = 125°C		10	
I <sub>rr</sub>	FWDi reverse recovery current	V <sub>CC</sub> = 300V, V <sub>D</sub> = 15V, I <sub>C</sub> = 30A, T <sub>j</sub> = 25°C	—	13	—	A

### CONTROL (PROTECTION) PART

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
V <sub>D</sub>	Control supply voltage	Applied between : V <sub>D</sub> -GND	13.5	15.0	16.5	V
I <sub>D</sub>	Circuit current	Applied between : V <sub>D</sub> -GND	V <sub>D</sub> = 15V, V <sub>IN</sub> = 5V		3.0	mA
			V <sub>D</sub> = 15V, V <sub>IN</sub> = 0V		3.0	
I <sub>IN</sub>	Control input current	V <sub>D</sub> = 15V, V <sub>IN</sub> = 5V	—	0.3	0.45	mA
V <sub>th(on)</sub>	ON threshold voltage	Applied between : V <sub>IN</sub> -GND	—	3.0	3.7	V
V <sub>th(off)</sub>	OFF threshold voltage		1.3	2.0	—	V
U <sub>VDt</sub>	Supply circuit under-voltage protection	T <sub>j</sub> ≤ 125°C	Trip level		12.5	V
U <sub>VDr</sub>			Reset level		10.8	13.0


**PS51259-A**

TRANSFER-MOLD TYPE  
INSULATED TYPE

**MECHANICAL CHARACTERISTICS AND RATINGS**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
—	Mounting torque	Mounting screw : M4	0.98	1.18	1.47	N·m
—	Weight		—	54	—	g
—	Heat-sink flatness	(Note 3)	-50	—	100	μm

**Note 3: Measurement point of heat-sink flatness**




**RECOMMENDED OPERATION CONDITIONS**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
$V_i$	Supply voltage	Applied between : S-R	90	—	264	V <sub>rms</sub>
$V_D$	Control supply voltage	Applied between : V <sub>D</sub> -GND	13.5	15.0	16.5	V
$\Delta V_D$	Control supply variation		-1	—	1	V/μs
$f_{PWM}$	PWM input frequency	$T_c \leq 100^\circ\text{C}$ , $T_j \leq 125^\circ\text{C}$	—	20	—	kHz
$V_{IN(on)}$	Input ON threshold voltage	Applied between : V <sub>IN</sub> -GND	4.0~V <sub>D</sub>			V
$V_{IN(off)}$	Input OFF threshold voltage		0~1.0			V

**PS51259-A**

TRANSFER-MOLD TYPE  
INSULATED TYPE

Fig. 2 THE DIP-PFC INTERNAL CIRCUIT



# PS51259-A

TRANSFER-MOLD TYPE  
INSULATED TYPE

## DIP-PFC Wiring Guidelines

Because DIP-PFC switches large current at a very high speed, considerable large surge voltage is generated easily between P and N terminals. Please pay attention to the following items:

- The area of P-Co-N shown in Fig. 3 should be as small as possible because the rectangle shaped switching current flows on this route. In addition, please add a bypass condenser  $Co'$  with good frequency response such as a polypropylene film condenser closely to the P and N terminals.
- The two IGBT emitters are connected to the VNO terminal of LVIC inside the DIP-PFC. If the internal wiring inductance shown as  $L1$  and  $L2$  in Fig. 4 is too large, large surge voltage will be generated by  $di/dt$ . Especially, the lower the temperature, the faster the switching speed, therefore the larger the  $di/dt$ . This surge voltage applies to the VNO and N terminals, which is possible to destruct LVIC.
- In order to suppress the surge voltage, the external wiring method shown in Fig. 4 is recommended. To reduce the parasitic wiring inductance, the wiring of the external terminals of N(N-1) and N(N-2) should be made as short as possible.
- Please mount a fast clamp diode (EG01Y@Sanken) between N and control GND terminals to prevent control GND potential variation from the minus voltage of N terminal.

Fig. 3 DIP-PFC INTERFACE




Fig. 4 RECOMMENDED WIRING METHOD

