

FLAT-BASE TYPE INSULATED TYPE

#### PS11037



#### **INTEGRATED FUNCTIONS AND FEATURES**

- 3 phase IGBT inverter bridge configured by the latest 3rd. generation IGBT and diode technology.
- Inverter output current capability Io (Note 1):

Type Name	Motor Rating	lo (100%)	Io (150%; 60sec)
PS11037	3.7 kW/200V AC	17.0Arms	25.5Arms


(Note 1) : The inverter output current is assumed to be sinusoidal and the peak current value of each of the above loading cases is defined as : IOP = IO  $\times \sqrt{2}$ , TC < 100°C.

#### INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS:

- P-Side IGBTs: Drive circuit, high-level-shift circuit, bootstrap circuit supply scheme for Single Control-Power-Source drive, and under voltage (UV) protection.
- N-Side IGBTs: Drive circuit, DC-Link current sense and amplifier circuits for overcurrent protection, control-supply under-voltage protection (UV), and fault output (Fo) signaling circuit.
- Fault Output: N-side IGBT short circuit (SC), over-current (OC), and control supply under-voltage (UV).
- Inverter Analog Current Sense : N-Side IGBT DC-Link Current Sense.
- Input Interface: 5V CMOS/TTL compatible, Schmitt Trigger input, and Arm-Shoot-Through interlock protective function.

## **APPLICATION**

Acoustic noise-less 3.7kW/200V AC Class 3 phase inverters, motor control applications, and motors with built-in small size inverter package




(Fig. 1)





FLAT-BASE TYPE INSULATED TYPE



(Fig. 2)

## **MAXIMUM RATINGS** (Tj = 25°C)

#### **INVERTER PART**

Symbol	Item	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N, Surge-value	500	V
VP or VN	Each IGBT collector-emitter static voltage	Applied between P-U.V.W, U.V.W-N	600	V
VP(S) or VN(S)	Each IGBT collector-emitter switching voltage	Applied between P-U.V.W, U.V.W-N (Pulse)	600	V
±lc(±lcp)	Each IGBT collector current	Tc = 25°C, "( )" means Ic peak value	±50 (±100)	Α

## **CONTROL PART**

Symbol	Item	Ratings	Unit		
VD, VDB	Supply voltage	-0.5 ~ 20	V		
VCIN	Input signal voltage $-0.5 \sim +7.5$				
VFO	Fault output supply voltage	<b>−</b> 0.5 ~ <b>+</b> 7.5	V		
IFO	Fault output current	15	mA		
lamp	DC-Link IGBT current signal Amp output current	1	mA		






FLAT-BASE TYPE INSULATED TYPE

#### **TOTAL SYSTEM**

Symbol	Item	Condition	Ratings	Unit
Tj	Junction temperature	(Note 2)	<b>−20 ~ +125</b>	°C
Tstg	Storage temperature	_	-40 ~ +125	°C
Tc	Module case operating temperature	(Fig. 3)	<b>−20 ~ +100</b>	°C
Viso	Isolation voltage	60 Hz sinusoidal AC applied between all terminals and the base plate for 1 minute.	2500	Vrms
_	Mounting torque	Mounting screw: M4	0.98 ~ 1.47	N⋅m

(Note 2): The indicated values are specified considering the safe operation of all the parts within the ASIPM. The max. ratings for the ASIPM power chips (IGBT & FWDi) is Tj < 150.

## CASE TEMPERATURE MEASUREMENT POINT



#### THERMAL RESISTANCE

Cumbal	Itam	Condition	Ratings			Unit
Symbol Item		Condition		Тур.	Max.	
Rth(jc)Q	Junction to case Thermal	Inverter IGBT (1/6)	_	_	1.75	°C/W
Rth(jc)F	Resistance	Inverter FWDi (1/6)	_	_	2.4	°C/W
Rth(cf)	Contact Thermal Resistance	Case to fin thermal, grease applied (1 Module)	_	_	0.031	°C/W

## ELECTRICAL CHARACTERISTICS (Tj = 25°C, VD = 15V, VDB = 15V unless otherwise noted)

Symbol	Item	Condition		Ratings		
Symbol				Тур.	Max.	Unit
VCE(sat)	Collector-emitter saturation voltage	Tj = 25°C, Input = ON, Ic = 50A, VD = VDB = 15V (Shunt voltage drop not included)	_	_	2.9	V
VEC	FWDi forward voltage	Tj = 25°C, -lc = 50A	_	_	2.9	V
ton		1/2 Bridge inductive, Input = 5V ↔ 0V		0.6	1.5	μs
tc(on)	Switching times	Vcc = 300V, Ic = 50A, Tj = 125°C VD = 15V, VDB = 15V Note: ton, toff include delay time of the internal control	_	0.5	1.0	μs
toff			_	1.6	2.5	μs
tc(off)			_	0.5	1.2	μs
trr	FWDi reverse recovery time	circuit.		0.12	_	μs
Short circuit endurance (Output, Arm, and Load, Short Circuit Modes)		@Vcc ≤ 400V, Input = 5V $\rightarrow$ 0V (One-Shot) -20°C ≤ Tj (start) ≤ 125°C, 13.5V ≤ VD = VDB ≤ 16.5V	No destruction     Fo output by protection operation			ration
Switching SOA		@Vcc ≤ 400V, Input = 5V $\leftrightarrow$ 0V, Tj ≤ 125°C Ic < OC trip level, 13.5V ≤ VD = VDB ≤ 16.5V	No destruction     No protecting operation     No Fo output			





**FLAT-BASE TYPE INSULATED TYPE** 

# 

0	Itom		0	Condition		Ratings		Unit
Symbol		Item	Condition		Min.	Тур.	Max.	01111
ID	Circuit current (Average)		Tj = 25°C, VD = 15V, Vin = 5V		_	_	50	mA
IDB	Circuit current (Average	ge)	Tj = 25°C, VD = V	DB = 15V, Vin = 5V	_	_	5	mA
Vth(on)	Input on threshold vol	tage			0.8	1.4	2.0	V
Vth(off)	Input off threshold vol	tage			2.5	3.0	4.0	V
Ri	Input pull-up resistor		Applied between input to	erminal-inside power supply	_	50	_	kΩ
fPWM	PWM input frequency		Tc ≤ 100°C, Tj ≤	125°C	_	10	15	kHz
tdead	Arm shoot-through blo	ocking time	Relates to corres	• •	2.2	_	_	μs
tint	Input interlock sensing	g	Relates to corresp	onding input (Fig. 6)	_	100	_	ns
Vamp(100%)	Inverter DC-Link IGBT current sense voltage		IC = IOP(100%)	VD = 15V	1.5	2.0	2.5	V
Vamp(200%)	output signal		IC = IOP(200%)	Tj = 25°C (Fig. 4)	3.0	4.0	5.0	V
Vamp(250%)	Inverter DC-Link IGBT current sense voltage		IC = IOP(250%)	VD = 15V	5.0	_	_	V
Vamp(0)	output limit		IC = 0A	(Fig. 4)	_	50	100	mV
OC	Over current trip level		Tj = 25°C	(Fig. 5)	86.7	102	117	Α
toc	Over current delay tim	ne	Tj = 25°C	(Fig. 5)	_	10	_	μs
SC	Short circuit trip level		Tj = 25°C	(Fig. 5)	_	181	_	Α
tsc	Short circuit delay tim	e	Tj = 25°C	(Fig. 5)	_	2	_	μs
UVD		Trip level	-20°C~100°C		11.0	12.0	12.75	V
UVDr	Commiss aimeroit commiss	Reset level	-20 C~100 C		11.5	12.5	13.25	V
UVDB	Supply circuit under voltage protection	Trip level			10.1	10.8	11.6	V
UVDBr	voltage protection	Reset level	Tc = Tj = 25°C		10.6	11.3	12.1	V
tdV		Delay time			_	10	_	μs
tFO	Fault output pulse width		Tj = 25°C	(Note 4)	1.0	1.8	_	ms
IFo(H)	Fault output current		Open collector ou	tput (Note 4)	_	_	1	μΑ
lFo(L)	. aan oarpar oarront		27011 001100101 00	(11010 4)			15	mA

(Note 3): The dead-time has to be set externally by the CPU; it is not part of the ASIPM internal functions.


(Note 4) : Fault output signaling is given only when the internal OC, SC, & UV protection circuits are activated.

The OC, SC and UV protection (and fault output) operate for the lower arms only. The OC and SC protection Fault output is given in a pulse format while that of UV protection is maintained throughout the duration of the under-voltage condition.

### RECOMMENDED OPERATING CONDITIONS


Symbol	lta aa	O and distant	Ratings			1.1
	Item	Condition	Min.	Тур.	Max.	Unit
Vcc	Supply voltage	Applied across P-N terminals	_	300	400	V
VD	Supply voltage	Applied between VD-GND	13.5	15.0	16.5	V
VDB	Supply voltage	Applied between CBU+ & CBU-, CBV+ & CBV-, CBW+ & CBW-	13.5	15.0	16.5	V
$\Delta V$ D, $V$ DB	Supply voltage ripple		-1	_	+1	V/μs
VCIN(ON)	Input on voltage	Applied between UP • VP • WP • UN • VN • WN and	0	_	0.8	V
VCIN(OFF)	Input off voltage	GND	4.0	_	5.0	V
tdead	Arm shoot-through blocking time	Relates to corresponding inputs	2.2	_	_	μs
Tc	Module case operating temperature		_	_	100	°C
fPWM	PWM Input frequency	Tc ≤ 100°C, Tj ≤ 125°C	_	_	15	kHz
txx	Allowabel input on-pulse width		1	_	_	μs

### **INVERTER DC-LINK IGBT CURRENT ANALOGUE SIGNALING OUTPUT (TYPICAL)**




FLAT-BASE TYPE INSULATED TYPE

#### **CURRENT ABNORMALITY PROTECTIVE FUNCTIONS**



Protection is achieved by monitoring and filtering the N-side DC-Bus current. When a current trip-level is exceeded, all the N-side IGBTs are intercepted (turned OFF) and a fault-signal is output. After the fault-signal output duration (1.8msec (typ.)@ 25°C), the interception is Reset at the following OFF input signal level (more than 4.0V).

#### ARM-SHOOT-THROUGH INTER-LOCK PROTECTIVE FUNCTION



### Description:

- (1) During the ON-State of either of the upper-arm or the lower-arm IGBT, the inter-lock protection circuit blocks any erroneous ON pulses (resulting from input noise) from triggering the other arm IGBT and thus it prevents the arm-shoot-through situation.
- (2) When two ON-signals are received for both the upper and the lower arms, the signal received first will be passed to the IGBT and the second signal will be blocked. The second signal will be passed to its corresponding IGBT immediately after the first signal is OFF.

Note: This protective function provides no fault signaling output.

#### Operation:

- a1. P-side normal ON-signal  $\Rightarrow$  P-side IGBT gate turns ON.
- a2. N-side erroneous ON-signal  $\Rightarrow$  N-side IGBT gate remains OFF.
- a3. While P-side ON-signal remains  $\Rightarrow$  P-side IGBT gate remains ON.
- a4. N-side normal ON-signal ⇒ N-side IGBT gate turns ON.
- b1. N-side normal ON-signal ⇒ N-side IGBT gate turns ON.
- b2. Simultaneous ON-signals ⇒ P-side IGBT gate remains OFF.
- b3. N-side receives OFF-signal ⇒ N-side IGBT gate turns OFF.
- b4. Immediately after (b3)  $\Rightarrow$  P-side IGBT gate turns ON.

## RECOMMENDED I/O INTERFACE CIRCUIT

Note: The parts shown dotted are to be used if noise filtering is required.

