

MITSUBISHI <INTELLIGENT POWER MODULES>

PM300CLA060

FLAT-BASE TYPE INSULATED PACKAGE

PM300CLA060



FEATURE


- a) Adopting new 5th generation IGBT (CSTBT) chip, which performance is improved by $1\mu\text{m}$ fine rule process.
For example, typical $V_{ce}(\text{sat})=1.5\text{V}$ @ $T_j=125^\circ\text{C}$
 - b) I adopt the over-temperature conservation by T_j detection of CSTBT chip, and error output is possible from all each conservation upper and lower arm of IPM.
 - 3φ 300A, 600V Current-sense IGBT type inverter
 - Monolithic gate drive & protection logic
 - Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage (P-Fo available from upper arm devices)
 - Acoustic noise-less 30kW class inverter application

APPLICATION


General purpose inverter, servo drives and other motor controls

PACKAGE OUTLINES

Dimensions in mm



INTERNAL FUNCTIONS BLOCK DIAGRAM

MAXIMUM RATINGS ($T_j = 25^\circ\text{C}$, unless otherwise noted)

INVERTER PART

| Symbol | Parameter | Condition | Ratings | Unit |
|------------------|---------------------------|-------------------------------|-----------------|------|
| V _{CES} | Collector-Emitter Voltage | $V_D = 15V$, $V_{CIN} = 15V$ | 600 | V |
| $\pm I_C$ | Collector Current | $T_c = 25^\circ\text{C}$ | 300 | A |
| $\pm I_{CP}$ | Collector Current (Peak) | $T_c = 25^\circ\text{C}$ | 600 | A |
| P _c | Collector Dissipation | $T_c = 25^\circ\text{C}$ | (Note-1) 801 | W |
| T _j | Junction Temperature | | -20 ~ +150 | °C |


CONTROL PART

| Symbol | Parameter | Condition | Ratings | Unit |
|------------------|-----------------------------|--|---------|------|
| V _D | Supply Voltage | Applied between : $V_{UPC}-V_{UPC}$ $V_{VP1}-V_{VPC}$, $V_{WP1}-V_{WPC}$, $V_{N1}-V_{NC}$ | 20 | V |
| V _{CIN} | Input Voltage | Applied between : U_P-V_{UPC} , V_P-V_{VPC} W_P-V_{WPC} , U_N-V_N • W_N-V_{NC} | 20 | V |
| V _{FO} | Fault Output Supply Voltage | Applied between : $UFO-V_{UPC}$, $VFO-V_{VPC}$, $WFO-V_{WPC}$ $Fo-V_{NC}$ | 20 | V |
| I _{FO} | Fault Output Current | Sink current at UFO , VFO , WFO , Fo terminals | 20 | mA |

PM300CLA060FLAT-BASE TYPE
INSULATED PACKAGE**TOTAL SYSTEM**

| Symbol | Parameter | Condition | Ratings | Unit |
|------------|-----------------------------------|--|------------|------|
| VCC(ROT) | Supply Voltage Protected by SC | $V_D = 13.5 \sim 16.5V$, Inverter Part, $T_j = +125^\circ C$ Start | 400 | V |
| VCC(surge) | Supply Voltage (Surge) | Applied between : P-N, Surge value | 500 | V |
| Tc | Module Case Operating Temperature | (Note-1) | -20 ~ +100 | °C |
| Tstg | Storage Temperature | | -40 ~ +125 | °C |
| Viso | Isolation Voltage | 60Hz, Sinusoidal, Charged part to Base, AC 1 min. | 2500 | Vrms |

(Note-1) Tc (base plate) measurement point is below.

**THERMAL RESISTANCES**


| Symbol | Parameter | Condition | Limits | | | Unit |
|----------------|--------------------------------------|---|----------|------|------|-------|
| | | | Min. | Typ. | Max. | |
| $R_{th(j-c)Q}$ | Junction to case Thermal Resistances | Inverter IGBT part (per 1/6) | (Note-2) | — | — | 0.12* |
| $R_{th(j-c)F}$ | | Inverter FWDi part (per 1/6) | (Note-2) | — | — | 0.19* |
| $R_{th(j-c)Q}$ | | Inverter IGBT part (per 1/6) | (Note-1) | — | — | 0.16 |
| $R_{th(j-c)F}$ | | Inverter FWDi part (per 1/6) | (Note-1) | — | — | 0.25 |
| $R_{th(c-f)}$ | Contact Thermal Resistance | Case to fin, (per 1 module) Thermal grease applied | (Note-1) | — | — | 0.023 |

* If you use this value, $R_{th(f-a)}$ should be measured just under the chips.

(Note-2) Tc (under the chip) measurement point is below.

(Unit : mm)

| axis | arm | UP | | VP | | WP | | UN | | VN | | WN | |
|------|-----|------|------|------|------|------|------|------|------|------|------|-------|-------|
| | | IGBT | FWDi | IGBT | FWDi |
| X | | 23.0 | 23.0 | 57.5 | 56.5 | 87.5 | 86.5 | 37.0 | 38.0 | 70.5 | 71.5 | 100.5 | 101.5 |
| Y | | 56.3 | 42.7 | 56.3 | 42.7 | 56.3 | 42.7 | 29.1 | 42.7 | 29.1 | 42.7 | 29.1 | 42.7 |

**ELECTRICAL CHARACTERISTICS ($T_j = 25^\circ C$, unless otherwise noted)****INVERTER PART**

| Symbol | Parameter | Condition | Limits | | | Unit | |
|----------|--------------------------------------|---|---------------------|------|------|---------|----|
| | | | Min. | Typ. | Max. | | |
| VCE(sat) | Collector-Emitter Saturation Voltage | $V_D = 15V$, $I_C = 300A$ | $T_j = 25^\circ C$ | — | 1.6 | 2.1 | |
| | | $V_{CIN} = 0V$, Pulsed | $T_j = 125^\circ C$ | — | 1.5 | 2.0 | |
| VEC | FWDi Forward Voltage | $-I_C = 300A$, $V_D = 15V$, $V_{CIN} = 15V$ | (Fig. 2) | — | 2.2 | 3.3 | V |
| ton | Switching Time | $V_D = 15V$, $V_{CIN} = 0V \leftrightarrow 15V$ $V_{CC} = 300V$, $I_C = 300A$ $T_j = 125^\circ C$ Inductive Load | 0.5 | 1.0 | 2.4 | μs | |
| trr | | | — | 0.2 | 0.4 | | |
| tc(on) | | | — | 0.4 | 1.0 | | |
| toff | | | — | 1.2 | 2.5 | | |
| tc(off) | | | — | 0.5 | 1.0 | | |
| ICES | Collector-Emitter Cutoff Current | $V_{CE} = V_{CES}$, $V_D = 15V$ | $T_j = 25^\circ C$ | — | — | 1 | mA |
| | | | $T_j = 125^\circ C$ | — | — | 10 | |

Apr. 2004

PM300CLA060FLAT-BASE TYPE
INSULATED PACKAGE**CONTROL PART**

| Symbol | Parameter | Condition | Limits | | | Unit | | | |
|-----------------------|---|---|-------------|------|------|------|--|--|--|
| | | | Min. | Typ. | Max. | | | | |
| Id | Circuit Current | VD = 15V, VCIN = 15V | VN1-VNC | — | 18 | 28 | | | |
| | | | VXP1-VXPC | — | 6 | 12 | | | |
| Vth(ON) | Input ON Threshold Voltage | Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN-VNC | | | 1.2 | 1.5 | | | |
| | | | | | 1.7 | 2.0 | | | |
| Vth(OFF) | Input OFF Threshold Voltage | | | | 1.8 | 2.3 | | | |
| | | | | | | | | | |
| SC | Short Circuit Trip Level | —20 ≤ Tj ≤ 125°C, VD = 15V | (Fig. 3,6) | 600 | — | — | | | |
| t _{off} (SC) | Short Circuit Current Delay Time | VD = 15V | (Fig. 3,6) | — | 0.2 | — | | | |
| | | | | — | — | μs | | | |
| OT | Over Temperature Protection | Detect Tj of IGBT chip | Trip level | 135 | 145 | — | | | |
| | | | Reset level | — | 125 | — | | | |
| UV | Supply Circuit Under-Voltage Protection | —20 ≤ Tj ≤ 125°C | Trip level | 11.5 | 12.0 | 12.5 | | | |
| | | | Reset level | — | 12.5 | — | | | |
| UV _r | | | | — | — | — | | | |
| | | | | — | 10 | 15 | | | |
| IFO(H) | Fault Output Current | VD = 15V, VCIN = 15V | (Note-3) | — | — | 0.01 | | | |
| | | | | — | — | mA | | | |
| IFO(L) | | | | — | — | — | | | |
| | | | | 1.0 | 1.8 | — | | | |
| t _{FO} | Minimum Fault Output Pulse Width | VD = 15V | (Note-3) | — | — | ms | | | |

(Note-3) Fault output is given only when the internal SC, OT & UV protections schemes of either upper or lower arm device operate to protect it.

MECHANICAL RATINGS AND CHARACTERISTICS

| Symbol | Parameter | Condition | Limits | | | Unit |
|--------|-----------------|---------------|------------|------|------|------|
| | | | Min. | Typ. | Max. | |
| — | Mounting torque | Main terminal | screw : M5 | 2.5 | 3.0 | 3.5 |
| — | Mounting torque | Mounting part | screw : M5 | 2.5 | 3.0 | 3.5 |
| — | Weight | — | — | 800 | — | g |



RECOMMENDED CONDITIONS FOR USE

| Symbol | Parameter | Condition | Recommended value | Unit |
|-----------|---------------------------------|---|-------------------|------|
| VCC | Supply Voltage | Applied across P-N terminals | ≤ 400 | V |
| VD | Control Supply Voltage | Applied between : VUP1-VUPC, VVP1-VVPC VWP1-VWPC, VN1-VNC (Note-4) | 15 ± 1.5 | V |
| VCIN(ON) | Input ON Voltage | Applied between : UP-VUPC, VP-VVPC, WP-VWPC | ≤ 0.8 | V |
| VCIN(OFF) | Input OFF Voltage | UN • VN • WN-VNC | ≥ 9.0 | V |
| fPWM | PWM Input Frequency | Using Application Circuit of Fig. 8 | ≤ 20 | kHz |
| tdead | Arm Shoot-through Blocking Time | For IPM's each input signals (Fig. 7) | ≥ 2.0 | μs |


(Note-4) With ripple satisfying the following conditions
dv/dt swing ≤ ±5V/μs, Variation ≤ 2V peak to peak

PRECAUTIONS FOR TESTING

- Before applying any control supply voltage (V_D), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.
After this, the specified ON and OFF level setting for each input signal should be done.
- When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above V_{CES} rating of the device.
(These test should not be done by using a curve tracer or its equivalent.)

Fig. 1 $V_{CE(sat)}$ TestFig. 2 V_{EC} Test

a) Lower Arm Switching



b) Upper Arm Switching




Fig. 3 Switching time and SC test circuit




Fig. 4 Switching time test waveform



Fig. 5 I_{CES} Test

Fig. 6 SC test waveform


1.5V: Input on threshold voltage $V_{th(on)}$ typical value, 2V: Input off threshold voltage $V_{th(off)}$ typical value

Fig. 7 Dead time measurement point example




Fig. 8 Application Example Circuit

NOTES FOR STABLE AND SAFE OPERATION ;

- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers: $t_{PLH}, t_{PHL} \leq 0.8\mu s$, Use High CMR type.
- Slow switching opto-coupler: $CTR > 100\%$
- Use 4 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage change of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. $4.7nF$) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.