



# PI74AVC<sup>+</sup>16841

## 2.5V 20-Bit Bus Interface D-Type Latch with 3-State Outputs

### Product Features

- PI74AVC<sup>+</sup>16841 is designed for low voltage operation,  $V_{CC} = 1.65V$  to  $3.6V$
- True  $\pm 24mA$  Balanced Drive @  $3.3V$
- $I_{OFF}$  supports partial power-down operation
- $3.6V$  I/O Tolerant Inputs and Outputs
- All outputs contain noise reduction circuitry reducing noise without speed degradation
- Industrial operation at  $-40^{\circ}C$  to  $+85^{\circ}C$
- Available Packages:
  - 56-pin 240 mil wide plastic TSSOP (A)
  - 56-pin 173 mil wide plastic TVSOP (K)

### Product Description

Pericom Semiconductor's PI74AVC<sup>+</sup> series of logic circuits are produced using the Company's advanced sub-micron CMOS technology, achieving industry leading speed.

The PI74AVC<sup>+</sup>16841, a 20-bit bus-interface D-type latch, is designed for  $1.65V$  to  $3.6V$   $V_{CC}$  operation.

The device features 3-State outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.


The device can be used as two 10-bit latches or one 20-bit latch (transparent D-type). The device has non-inverting Data (D) inputs and provides true data at its outputs. While the Latch Enable (1LE or 2LE) input is HIGH, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken LOW, the Q outputs are latched at the levels set up at the D inputs.

A buffered Output Enable ( $\overline{1OE}$  or  $\overline{2OE}$ ) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In that state, outputs neither load nor drive the bus lines significantly.

The Output Enable ( $\overline{OE}$ ) input does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### Logic Block Diagram





## Product Pin Description

Pin Name	Description
$\overline{OE}$	Output Enable Input (Active LOW)
LE	Latch Enable
D	Data Input
Q	Data Output
GND	Ground
VCC	Power

## Truth Table<sup>(1)</sup> Each 10-Bit Latch

Inputs			Outputs
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q <sub>O</sub>
H	X	X	Z

### Note:

1. H = High Signal Level  
L = Low Signal Level  
Z = High Impedance  
X = Irrelevant

## Product Pin Configuration

$\overline{1OE}$	1	56	1LE
1Q1	2	55	1D1
1Q2	3	54	1D2
GND	4	53	GND
1Q3	5	52	1D3
1Q4	6	51	1D4
VCC	7	50	VCC
1Q5	8	49	1D5
1Q6	9	48	1D6
1Q7	10	47	1D7
GND	11	46	GND
1Q8	12	45	1D8
1Q9	13	44	1D9
1Q10	14	43	1D10
2Q1	15	42	2D1
2Q2	16	41	2D2
2Q3	17	40	2D3
GND	18	39	GND
2Q4	19	38	2D4
2Q5	20	37	2D5
2Q6	21	36	2D6
VCC	22	35	VCC
2Q7	23	34	2D7
2Q8	24	33	2D8
GND	25	32	GND
2Q9	26	31	2D9
2Q10	27	30	2D10
$\overline{2OE}$	28	29	2LE

**56-Pin  
A, K**



## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, $V_{CC}$	−0.5V to +4.6V
Input voltage range, $V_I$	−0.5V to +4.6V
Voltage range applied to any output in the high-impedance or power-off state, $V_O^{(1)}$	−0.5V to +4.6V
Voltage range applied to any output in the high or low state, $V_O^{(1,2)}$	−0.5V to $V_{CC} + 0.5V$
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	−50mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	−50mA
Continuous output current, $I_O$	±50mA
Continuous current through each $V_{CC}$ or GND	±100mA
Package thermal impedance, $\theta_{JA}^{(3)}$ : package A	64°C/W
package K	48°C/W
Storage Temperature range, $T_{stg}$	−65°C to 150°C

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Notes:

1. Input & output negative-voltage ratings may be exceeded if the input and output current rating are observed.
2. Output positive-voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.
3. The package thermal impedance is calculated in accordance with JESD 51.

## Recommended Operating Conditions<sup>(1)</sup>

		Min.	Max.	Units
$V_{CC}$ Supply Voltage	Operating	1.65	3.6	V
	Data retention only	1.2		
$V_{IH}$ High-level Input Voltage	$V_{CC} = 1.2V$	$V_{CC}$		
	$V_{CC} = 1.65V$ to $1.95V$	$0.65 \times V_{CC}$		
	$V_{CC} = 2.3V$ to $2.7V$	1.7		
	$V_{CC} = 3V$ to $3.6V$	2		
$V_{IL}$ Low-level Input Voltage	$V_{CC} = 1.2V$		GND	
	$V_{CC} = 1.65V$ to $1.95V$		$0.35 \times V_{CC}$	
	$V_{CC} = 2.3V$ to $2.7V$		0.7	
	$V_{CC} = 3V$ to $3.6V$		0.8	
$V_I$ Input Voltage		0	3.6	
$V_O$ Output Voltage	Active State	0	$V_{CC}$	
	3-State	0	3.6	
$I_{OH}$ High-level output current	$V_{CC} = 1.65V$ to $1.95V$		−6	mA
	$V_{CC} = 2.3V$ to $2.7V$		−12	
	$V_{CC} = 3V$ to $3.6V$		−24	
$I_{OL}$ Low-level output current	$V_{CC} = 1.65V$ to $1.95V$		6	
	$V_{CC} = 2.3V$ to $2.7V$		12	
	$V_{CC} = 3V$ to $3.6V$		24	
$\Delta t \Delta v$ Input transition rise or fall rate	$V_{CC} = 1.65V$ to $3.6V$		5	ns/V
$T_A$ Operating free-air temperature		−40	85	°C

### Notes:

1. All unused inputs must be held at  $V_{CC}$  or GND to ensure proper device operation.

# ADVANCE INFORMATION



**PI74AVC+16841**  
**2.5V 20-Bit Bus Interface D-Type**  
**Latch with 3-State Outputs**

## DC Electrical Characteristics (Over the Operating Range, $T_A = -40^{\circ}\text{C} + 85^{\circ}\text{C}$ )

Parameters		Test Conditions	V <sub>CC</sub>	Min.	Max.	Units
V <sub>OH</sub>		I <sub>OH</sub> = −100μA	1.65V to 3.6V	V <sub>CC</sub> −0.2V		V
		I <sub>OH</sub> = −6mA      V <sub>IH</sub> = 1.07V	1.65V	1.2		
		I <sub>OH</sub> = −12mA      V <sub>IH</sub> = 1.7V	2.3V	1.75		
		I <sub>OH</sub> = −24mA      V <sub>IH</sub> = 2V	3V	2.0		
V <sub>OL</sub>		I <sub>OL</sub> = 100μA	1.65V to 3.6V		0.2	
		I <sub>OL</sub> = 6mA      V <sub>IH</sub> = 0.57V	1.65V		0.45	
		I <sub>OL</sub> = 12mA      V <sub>IH</sub> = 0.7V	2.3V		0.55	
		I <sub>OL</sub> = 24mA      V <sub>IH</sub> = 0.8V	3V		0.75	
I <sub>I</sub>	Control Inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6V		±2.5	μA
I <sub>OFF</sub>		V <sub>I</sub> or V <sub>O</sub> = 3.6V	0		±10	
I <sub>OZ</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6V		±10	
I <sub>CC</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND    I <sub>O</sub> = 0	3.6V		40	
C <sub>I</sub>	Control Inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	2.5V		4	pF
			3.3V		4	
	Data Inputs		2.5V		6	
			3.3V		6	
C <sub>O</sub>	Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND	2.5V		8	
			3.3V		8	

**Note:** Typical values are measured at  $T_A = 25^{\circ}\text{C}$ .

## ADVANCE INFORMATION



**PI74AVC+16841**  
**2.5V 20-Bit Bus Interface D-Type**  
**Latch with 3-State Outputs**

### Timing Requirements over recommended operating free-air temperature range

(unless otherwise noted, see Figures 1 thru 4)

	$V_{CC} = 1.2V$		$V_{CC} = 1.5V \pm 0.1V$		$V_{CC} = 1.8V \pm 0.15V$		$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 3.3V \pm 0.3V$		Units
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$t_w$ Pulse duration, LE high or low							3.0		3.0		ns
$t_{su}$ Setup time, data before $LE\uparrow$							1.1		0.8		
$t_h$ Hold time, data after $LE\uparrow$							1.1		0.9		

### Switching Characteristics over recommended operating free-air temperature range

(unless otherwise noted, see Figures 1 thru 4)


Parameters	From (Input)	To (Output)	$V_{CC} = 1.2V$		$V_{CC} = 1.5V \pm 0.1V$		$V_{CC} = 1.8V \pm 0.15V$		$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 3.3V \pm 0.3V$		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{pd}$	D	Q								3.8		2.6	ns
	LE									4.0		2.8	
$t_{en}$	$\overline{OE}$									4.5		4.0	
$t_{dis}$	$\overline{OE}$									4.0		3.8	

### Operating Characteristics, $T_A = 25^\circ C$

Parameters		Test Conditions	$V_{CC} = 2.5V \pm 0.2V$	$V_{CC} = 3.3V \pm 0.3V$	Units
			Typical	Typical	
Cpd Power Dissipation Capacitance	Outputs Enabled	$C_L = 0pF$ , $f = 10 MHz$	TBD	TBD	pF
	Outputs Disabled		TBD	TBD	


## PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 1.2V \text{ AND } 1.5V \pm 0.1V$




**Load Circuit**


Test	S1
$t_{pd}$ $t_{PLZ}/t_{PZL}$ $t_{PHZ}/t_{PZH}$	Open $2 \times V_{CC}$ GND




**Voltage Waveforms  
Setup and Hold Times**



**Voltage Waveforms  
Pulse Duration**



**Voltage Waveforms  
Propagation Delay Times**



**Voltage Waveforms  
Enable and Disable Times**


**Figure 1. Load Circuit and Voltage Waveforms**

### Notes:

- $C_L$  includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_R \leq 2.0ns$ ,  $t_F \leq 2.0ns$ .
- The outputs are measured one at a time with one transition per measurement.
- $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$
- $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$
- $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$


## PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 1.8V \pm 0.15V$$




**Load Circuit**


Test	S1
$t_{pd}$ $t_{PLZ}/t_{PZL}$ $t_{PHZ}/t_{PZH}$	Open 2 x VCC GND




**Voltage Waveforms  
Setup and Hold Times**



**Voltage Waveforms  
Pulse Duration**



**Voltage Waveforms  
Propagation Delay Times**



**Voltage Waveforms  
Enable and Disable Times**


**Figure2. Load Circuit and Voltage Waveforms**

### Notes:

- $C_L$  includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_R \leq 2.0ns$ ,  $t_F \leq 2.0ns$ .
- The outputs are measured one at a time with one transition per measurement.
- $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$
- $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$
- $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$


## PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 2.5V \pm 0.2V$$




**Load Circuit**


Test	S1
t <sub>pd</sub> t <sub>PLZ</sub> /t <sub>PZL</sub> t <sub>PHZ</sub> /t <sub>PZH</sub>	Open 2 x V <sub>CC</sub> GND




**Voltage Waveforms  
Setup and Hold Times**



**Voltage Waveforms  
Pulse Duration**



**Voltage Waveforms  
Propagation Delay Times**



**Voltage Waveforms  
Enable and Disable Times**

**Figure3. Load Circuit and Voltage Waveforms**


### Notes:

- C<sub>L</sub> includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50Ω, t<sub>R</sub> ≤ 2.0ns, t<sub>F</sub> ≤ 2.0ns.
- The outputs are measured one at a time with one transition per measurement.
- t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>
- t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>
- t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>




## PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 3.3V \pm 0.3V$$




**Load Circuit**


Test	S1
$t_{pd}$ $t_{PLZ}/t_{PZL}$ $t_{PHZ}/t_{PZH}$	Open 2 x $V_{CC}$ GND




**Voltage Waveforms  
Setup and Hold Times**



**Voltage Waveforms  
Pulse Duration**



**Voltage Waveforms  
Propagation Delay Times**



**Voltage Waveforms  
Enable and Disable Times**

**Figure 4. Load Circuit and Voltage Waveforms**

### Notes:

- $C_L$  includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_R \leq 2.0\text{ns}$ ,  $t_F \leq 2.0\text{ns}$ .
- The outputs are measured one at a time with one transition per measurement.
- $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$
- $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$
- $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$