

2.5V 16-Bit Bus Transceiver and **Register with 3-State Outputs**

Product Features

- PI74AVC⁺16652 is designed for low voltage operation, $V_{CC} = 1.65 \text{V to } 3.6 \text{V}$
- True ±24mA Balanced Drive @ 3.3V
- I_{OFF} supports partial power-down operation
- 3.6V I/O Tolerant Inputs and Outputs
- All outputs contain noise reduction circuitry reducing noise without speed degradation
- Industrial operation at -40°C to +85°C
- Available Packages:
 - -56-pin 240 mil wide plastic TSSOP (A)
 - -56-pin 173 mil wide plastic TVSOP (K)

Product Description


Pericom Semiconductor's PI74AVC⁺ series of logic circuits are produced using the Company's advanced sub-micron CMOS technology, achieving industry leading speed.

The PI74AVC⁺16652 is a 16-bit bus transceiver and register designed for low 1.65V to 3.6V V_{CC} operation. It consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16bit transceiver.

Complementary Output Enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select Control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. Circuitry used for Select Control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Data on the A or B bus, or both, can be stored in the internal D flipflops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the Select Control or Output Enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-lops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are in the highimpedance state, each set of bus lines remains at its last level configuration.

To ensure the high-impedance state during power up or power down, OEBA should be tied to V_{CC} through a pull-up resistor and OEAB should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sinking current sourcing capability of the driver.

Logic Block Diagram



1



PI74AVC+16652
2.5V 16-Bit Bus Transceiver and Register with 3-State Outputs

Product Pin Description

Pin Name	Description
OEAB	Output Enable Inputs (Active HIGH)
OEBA	Output Enable Inputs (Active LOW)
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Select Control Inputs
xAx	Data Register A Inputs, Data Register B Outputs
xBx	Data Register B Inputs, Data Register A Outputs
GND	Ground
V _{CC}	Power

Pin Configuration

1OEAB ☐ 1		56 10EBA
1CLKAB 🛘 2		55 1CLKBA
1SAB ☐ 3		54 🛘 1SBA
GND ☐ 4		53 GND
1A1 🛘 5		52 🛘 1B1
1A2 🛭 6		51 🛘 1B2
Vcc ☐ 7		50 Vcc
1A3 🛚 8		49 🛘 1B3
1A4 🛚 9		48 🛘 1B4
1A5 🛚 10		47 🛘 1B5
GND ☐ 11		46 GND
1A6 ☐ 12	56-Pin	45 🛘 1B6
1A7 🛘 13	A,K	44 🛘 1B7
1A8 ☐ 1 4	,	43 🛘 1B8
2A1 ☐ 15		42 2B1
2A2 ☐ 16		41 2B2
2A3 ☐ 17		40 🛘 2B3
GND ☐ 18		39 GND
2A4 ☐ 19		38 🛘 2B4
2 A 5 ☐ 20		37 🛘 2B5
2 A 6 ☐ 21		36 2B6
Vcc 🛘 22		35 Vcc
2A7 ☐ 23		34 🛘 2B7
2A8 ☐ 24		33 🛘 2B8
GND 🛘 25		32 GND
2SAB 🛚 26		31 2SBA
2CLKAB ☐ 27		30 2CLKBA
20EAB 🛚 28		29 20EBA

2



PI74AVC+16652 2.5V 16-Bit Bus Transceiver and **Register with 3-State Outputs**

Truth Table⁽¹⁾

Inputs					Data I/O*			Omenation on Function
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A A1 - A8 B1 - B8		Operation or Function
L	Н	H or L	H or L	X	X	Input	Input	Isolation
L	Н	1	1	X	X	Input	Input	Store A and B data
X	Н	1	H or L	X	X	Input	Unspecified**	Store A, hold B
Н	Н	1	1	X**	X	Input	Output	Store A in both registers
L	X	H or L	1	X	X	Unspecified**	Input	Hold A, store B
L	L	1	1	X	X**	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	Н	Output	Input	Stored B data to A bus
Н	Н	X	X	L	X	Input	Output	Real-time A data to B bus
Н	Н	H or L	X	Н	X	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

Notes:

1. H = High Voltage Level, X = Don't Care, $L = Low Voltage Level, \uparrow = LOW-to-HIGH Transition$


3


^{*} The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.


^{**} Select control = L; clocks can occur simultaneously. Select control = H; to load both registers, clocks must be staggered.




PI74AVC+16652 2.5V 16-Bit Bus Transceiver and **Register with 3-State Outputs**











PI74AVC+16652 2.5V 16-Bit Bus Transceiver and **Register with 3-State Outputs**

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

· · · · · · · · · · · · · · · · · · ·	
Supply voltage range, V _{CC}	-0.5V to +4.6V
Input voltage range, V _I	
Voltage range applied to any output in the	
high-impedance or power-off state, V _O ⁽¹⁾	
Voltage range applied to any output in the	
high or low state, V _O ^(1,2)	0.5V to $V_{\rm CC}$ +0.5V
Input clamp current, I _{IK} (V _I <0)	
Output clamp current, I _{OK} (V _O <0)	50mA
Continuous output current, I _O	
Continuous current through each V _{CC} or GND	
Package thermal impedance, $\theta_{\rm IA}^{(3)}$: package A	64°C/W
package K	48°C/W
Storage Temperature range, T _{stg}	

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Notes:

- 1. Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed.
- 2. Output positive-voltage rating may be exceeded up to 4.6V maximum if theoutput current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions⁽¹⁾

		Min.	Max.	Units
Voc Sunnk Voltago	Operating	1.65	3.6	
V _{CC} Supply Voltage	Data retention only	1.2		
	$V_{CC} = 1.2V$	V _{CC}		
√ _{IH} High-level Input Voltage	$V_{CC} = 1.65 V \text{ to } 1.95 V$	0.65 x V _{CC}		
	$V_{CC} = 2.3 V \text{ to } 2.7 V$	1.7		
	$V_{CC} = 3V \text{ to } 3.6V$	2		
	V _{CC} = 1.2V		Gnd	V
V Law lawal Lawye Waltons	$V_{CC} = 1.65 V \text{ to } 1.95 V$		0.35 x V _{CC}	
V _{IL} Low-level Input Voltage	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$		0.7	
	$V_{CC} = 3V \text{ to } 3.6V$		0.8	
V _I Input Voltage		0	3.6	
V _O Output Voltage	Active State	0	V _{CC}	
V _O Output Voltage	3-State	0	3.6	
	$V_{CC} = 1.65V \text{ to } 1.95V$		- 6	
I _{OH} High-level output current	$V_{CC} = 2.3 V \text{ to } 2.7 V$		- 12	
	$V_{\rm CC} = 3V$ to 3.6V		- 24	A
	$V_{CC} = 1.65V \text{ to } 1.95V$		6	mA
I _{OL} Low-level output current	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$		12	
	$V_{CC} = 3V$ to 3.6V		24	
$\Delta t \Delta v$ Input transition rise or fall rate	$V_{CC} = 1.65 V \text{ to } 3.6 V$		5	ns/V
T _A Operating free-air temperature	,	-40	85	°C

Notes:

1. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.



DC Electrical Characteristics (Over Operating Range, T_A = -40°C +85°C)

1	Parameters	Test Conditions ⁽¹⁾	V _{CC}	Min.	Max.	Units
		$I_{OH} = -100 \mu A$	1.65V to 3.6V	V _{CC} -0.2V		
		$I_{OH} = -6mA$ $V_{IH} = 1.07V$	1.65V	1.2		
	$V_{ m OH}$	$I_{OH} = -12mA$ $V_{IH} = 1.7V$	2.3V	1.75		
		$I_{OH} = -24$ mA $V_{IH} = 2V$	3V	2.0		
						V
		$I_{OL} = 100 \mu A$	1.65V to 3.6V		0.2	
		$I_{OL} = 6mA \qquad V_{IH} = 0.57V$	1.65V		0.45	
	V_{OL}	$I_{OL} = 12 \text{mA}$ $V_{IH} = 0.7 \text{V}$	2.3V		0.55	
		$I_{OL} = 24 \text{mA}$ $V_{IH} = 0.8 \text{V}$	3V		0.75	
II	Control Inputs	$V_{I} = V_{CC}$ or GND	3.6V		±2.5	
	I_{OFF}	$V_{\rm I}$ or $V_{\rm O}=3.6V$	0		±10	μA
	I_{OZ}	$V_{I} = V_{CC}$ or GND	3.6V		±10	μΑ
	I_{CC}	$V_{O} = V_{CC}$ or GND $I_{O} = 0$	3.6V		40	
	Control Inputs		2.5V		4	
C-	Control inputs	$V_{\rm I} = V_{\rm CC}$ or GND	3.3V		4	
C _I	Data Innuta	AI — ACC OF QUAD	2.5V		6	nE
	Data Inputs		3.3V		6	pF
C	Outrouto	$V_{\alpha} = V_{\alpha} \circ \circ \circ CND$	2.5V		8	
Co	Outputs	$V_{O} = V_{CC}$ or GND	3.3V		8	

6

Note: Typical values are measured at $T_A = 25$ °C.



PI74AVC+16652
2.5V 16-Bit Bus Transceiver and Register with 3-State Outputs

Timing Requirements

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

	V _{CC} =	$V_{CC} = 1.2 \text{ V}$		$V_{CC} = 1.2 \text{ V}$ $V_{CC} = 1.5 \text{V}$ $\pm 0.1 \text{V}$					$V_{CC} = 2.5V$ $\pm 0.2V$		$V_{CC} = 3.3V$ $\pm 0.3V$	
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
f _{clock} Clock Frequency								180		180	MHz	
tw Pulse duration, CLK high or low							3.0		3.0			
t _{SU} Setup time, A before CLKAB↑, or B before CLKBA↑							0.9		0.8		ns	
t _H Hold time, A after CLKAB↑, or B after CLKBA↑							0.9		0.8			

Switching Characteristics

(over recommended operating free-air temperature range unless otherwise noted, see Figures 1 thru 4)

Parameters	From (Input)								To	V _{CC}	= 1.2V	l	= 1.5V .1V		= 1.8V 15V	V _{CC} = ±0.	= 2.5V 2V	I	= 3.3V 0.3V	Units
		(Output)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.								
f _{max}									180		180		MHz							
	A or B	B or A								5.2		3.6								
t _{pd}	CLKAB or CLKBA	A or B								6.6		4.6	ns							
	SAB or SBA	B or A								6.7		4.7								
t _{en}	OE or	A on D								4.5		3.2								
t _{dis}	OE	A or B							·	4.8		3.4								

Operating Characteristics, $T_A = 25^{\circ}C$


Parar	neters	Test Conditions	$V_{CC} = 2.5V$ $\pm 0.2V$ Typical	$V_{CC} = 3.3V$ $\pm 0.3V$ Typical	Units
Cpd Power	Outputs Enabled	C = 0=E f= 10 MH=	60	63	"E
Dissipation Capacitance	Outputs Disabled	$C_L = 0$ pF, $f = 10$ MHz	38	46	pF

7




PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.2V AND 1.5V ± 0.1V


......




Test S1 tpd Open tpLZ/tpZL 2 x V_{CC} tpHZ/tpZH GND




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times


Figure 1. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8V \pm 0.15V$




Load Circuit


Test S1 tpd Open tpLz/tpzl 2 x V_{CC} tpHz/tpzh GND




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 2. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.


9

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5V \pm 0.2V$


......




$\begin{array}{c|c} \textbf{Test} & \textbf{S1} \\ & t_{pd} & \text{Open} \\ & t_{PLZ}/t_{PZL} & 2 \times V_{CC} \\ & t_{PHZ}/t_{PZH} & \text{GND} \\ \end{array}$




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times


Figure 3. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3V \pm 0.3V$




Test S1 tpd Open tpLZ/tpZL 2 x V_{CC} tPHZ/tpZH GND




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 4. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com