## ADVANCE INFORMATION

1




## PI74AVC+16501

# 18-Bit Universal Bus Transceiver With 3-State Outputs

### **Product Features**

- PI74AVC<sup>+</sup>16501 is designed for low voltage operation, V<sub>CC</sub>=1.65V to 3.6V
- True ±24mA Balanced Drive @ 3.3V
- IOFF supports partial Power-down operation
- 3.6V I/O Tolerant inputs and outputs
- All outputs contain noise reduction circuitry reducing noise without speed degradation
- Industrial operation at -40°C to +85°C
- · Packages available:
  - -56-pin 240 mil wide plastic TSSOP (A)
  - -56-pin 173 mil wide plastic TVSOP (K)

## Logic Block Diagram



## **Product Description**

Pericom Semiconductor's PI74AVC<sup>+</sup>series of logic circuits are produced using the Company's advanced 0.35 micron CMOS technology, achieving industry leading speed.

The 18-bit PI74AVC $^+$ 16501 univeral bus transceiver is designed for 1.65V to 3.6V V<sub>CC</sub> operation.

Data flow in each direction is controlled by Output Enable (OEAB and OEBA), Latch Enable (LEAB and LEBA), and CLOCK (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The Output Enables are complementary (OEAB is active HIGH and OEBA is active LOW)

To ensure the high-impedance state during power up or power down,  $\overline{OEBA}$  should be tied to  $V_{CC}$  through a pull-up resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.






## **Product Pin Description**

Pin Name	Description
ŌĒ	Output Enable Input (Active HIGH)
I.E	Latch Enable (Active HIGH)
CLK	Clock Input (Active HIGH)
Ax	Data I/O
Bx	Data I/O
GND	Ground
Vcc	Power

## **Product Pin Configuration**



## Truth Table(1)†

	In	Output D		
OEAB	LEAB	CLKAB	A	Output B
L	X	X	X	Z
Н	Н	X	L	L
Н	Н	X	Н	Н
Н	L	<b>↑</b>	L	L
Н	L	1	Н	Н
Н	L	Н	X	В0‡
Н	L	L	X	B0§

### **Notes:**

2

- 1. H=High Signal Level
  - L=Low Signal Level
  - Z = High Impedance
  - ↑=LOW-to-HIGH Transition
- † A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA.
- ‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB is HIGH before LEAB goes LOW.
- § Output level before the indicated steady-state input conditions were established.





PI74AVC+16501 18-Bit Universal Bus Transceiver

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, V <sub>CC</sub>	-0.5V to +4.6V
Input voltage range, V <sub>I</sub>	-0.5V to +4.6V
Voltage range applied to any output in the	
high-impedance or power-off state, V <sub>O</sub> <sup>(1)</sup>	-0.5V to +4.6V
Voltage range applied to any output in the	
high or low state, V <sub>O</sub> <sup>(1,2)</sup>	$-0.5$ V to $V_{CC}+0.5$ V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> <0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> <0)	
Continuous output current, Io	±50mA
Continuous current through each V <sub>CC</sub> or GND	±100mA
Package thermal impedance, $\theta_{IA}^{(3)}$ : package A	64°C/W
package K	48°C/W
Storage Temperature range, T <sub>stg</sub>	

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Notes:**

- 1. Input & output negative-voltage ratings may be exceeded if the input and output current rating are observed.
- 2. Output positive-voltage rating may be exceeded up to 4.6V maximum if theoutput current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

## Recommended Operating Conditions<sup>(1)</sup>

		Min.	Max.	Units
V Cymph, Valtaga	Operating	1.65	3.6	
V <sub>CC</sub> Supply Voltage	Data retention only	1.2		
	$V_{CC} = 1.2V$	V <sub>CC</sub>		
V <sub>IH</sub> High-level Input Voltage	$V_{CC} = 1.65 V \text{ to } 1.95 V$	0.65 x V <sub>CC</sub>		
	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7		
	$V_{CC} = 3V \text{ to } 3.6V$	2		
	$V_{CC} = 1.2V$		Gnd	V
V I am laval Imant Valta as	$V_{CC} = 1.65 V \text{ to } 1.95 V$		0.35 x V <sub>CC</sub>	
V <sub>IL</sub> Low-level Input Voltage	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$		0.7	
	$V_{CC} = 3V \text{ to } 3.6V$		0.8	
V <sub>I</sub> Input Voltage		0	3.6	
V. Output Valtaga	Active State	0	V <sub>CC</sub>	
V <sub>O</sub> Output Voltage	3-State	0	3.6	
	$V_{\rm CC} = 1.65 \text{V} \text{ to } 1.95 \text{V}$		- 6	
I <sub>OH</sub> High-level output current	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$		- 12	
	$V_{\rm CC} = 3V \text{ to } 3.6V$		- 24	A
	$V_{CC} = 1.65 V \text{ to } 1.95 V$		6	mA
I <sub>OL</sub> Low-level output current	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$		12	
	$V_{\rm CC} = 3V$ to 3.6V		24	
$\Delta t \Delta v$ Input transition rise or fall rate	$V_{CC} = 1.65 V \text{ to } 3.6 V$		5	ns/V
T <sub>A</sub> Operating free-air temperature		-40	85	°C

#### **Notes:**

1. All unused inputs must be held at  $V_{\rm CC}$  or GND to ensure proper device operation.

3



# DC Electrical Characteristics (Over Operating Range, $T_A = -40^{\circ}\text{C} + 85^{\circ}\text{C}$ )

	Parameters	Test Conditions <sup>(1)</sup>	V <sub>CC</sub>	Min.	Max.	Units	
		$I_{OH} = -100 \mu A$	1.65V to 3.6V	V <sub>CC</sub> -0.2V			
		$I_{OH} = -6mA$ $V_{IH} = 1.07V$	1.65V	1.2			
V <sub>OH</sub>		$I_{OH} = -12 \text{mA}$ $V_{IH} = 1.7 \text{V}$	2.3V	1.75			
		$I_{OH} = -24 \text{mA}$ $V_{IH} = 2 \text{V}$	3V	2.0			
						V	
		$I_{OL} = 100 \mu A$	1.65V to 3.6V		0.2	v	
		$I_{OL} = 6 \text{mA}$ $V_{IH} = 0.57 \text{V}$	1.65V		0.45		
$V_{OL}$		$I_{OL} = 12 \text{mA}$ $V_{IH} = 0.7 \text{V}$	2.3V		0.55		
		$I_{OL} = 24\text{mA} \qquad V_{IH} = 0.8V \qquad \qquad 3V$			0.75		
$I_{\rm I}$	Control Inputs	$V_{\rm I} = V_{\rm CC}$ or GND	3.6V		±2.5		
I <sub>OFF</sub>		$V_{\rm I}$ or $V_{\rm O} = 3.6 V$	0		±10		
$I_{OZ}$		$V_{\rm I} = V_{\rm CC}$ or GND	3.6V		±10	μΑ	
I <sub>CC</sub>		$V_O = V_{CC}$ or GND $I_O = 0$	3.6V		40		
	Control Innuta		2.5V		4		
$C_{\rm I}$	Control Inputs	·			4	1	
	Data Innuta	$V_{\rm I} = V_{\rm CC}$ or GND	2.5V		6	nE	
	Data Inputs		3.3V		6	pF	
Co	Outputs	$V_{\rm O} = V_{\rm CC}$ or GND	2.5V		8		
	Outputs	AO - ACC OL GIAD	3.3V		8		

4

Note: Typical values are measured at  $T_A = 25$ °C.





PI74AVC+16501 18-Bit Universal Bus Transceiver

## $Timing\,Requirements\,over\,recommended\,operating\,free-air\,temperature\,range$

(unless otherwise noted, see Figures 1 thru 4)

		$V_{\rm CC} = 1.2 \text{ V}$		V <sub>CC</sub> = 1.5V ±0.1V		$V_{CC} = 1.8V$ $\pm 0.15V$		V <sub>CC</sub> = 2.5V ±0.2V		$V_{CC} = 3.3V$ $\pm 0.3V$		Units	
			Min.	Max.	Min.	Max.	Min.	Max.	Min	Max.	Min.	Max.	
f <sub>clock</sub> Clock Frequency									180		180	MHz	
t <sub>w</sub> Pulse duration	LE High								3		3		
t <sub>w</sub> Pulse duration	CLK high or low								3		3		
	Data before CLK↑								1.5		1.2		
t <sub>su</sub> Setup time	Data before LE ↓	CLK High							1.5		1.2		ns
		CLK Low							1.0		1.0		115
th Hold time	Data before CLK↑	•							0.7		0.7		
	Data after LE↓	CLK High or Low							1.4		1.2		

## $Switching\ Characteristics\ over\ recommended\ operating\ free-air\ temperature\ range$

(unless otherwise noted, see Figures 1 thru 4)

Parameters	From To		-			V <sub>CC</sub> = 1.5V ±0.1V		$V_{CC} = 1.8V$ $\pm 0.15V$		$V_{CC} = 2.5V$ $\pm 0.2V$		$V_{CC} = 3.3V$ $\pm 0.3V$	
	(Input) (Output)	(Output)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>max</sub>									180		180		MHz
	A or B	B or A								3.9		2.8	
t <sub>pd</sub>	LE	A or B								4.6		3.3	
	CLK	AUID								4.9		3.5	
t <sub>en</sub>	OEAB	В								4.6		3.3	ns
t <sub>dis</sub>	OEAB	В								5.0		3.7	
t <sub>en</sub>	ŌEBA	A								5.0		3.6	
t <sub>dis</sub>	ŌEBA	A								4.2		3.2	

## Operating Characteristics, $T_A = 25^{\circ}C$


Paramet	Parameters		$Vcc = 1.8V$ $\pm 0.2V$ Typical	$Vcc = 2.5V$ $\pm 0.2V$ Typical	$Vcc = 3.3V$ $\pm 0.3V$ Typical	Units	
Cpd Power	Outputs Enabled	C = 0.7F f= 10 MHz	TBD	TBD	TBD	pF	
Dissipation Capacitance	Outputs Disabled	$C_L = 0$ pF, f= 10 MHz	TBD	TBD	TBD	pr	

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

5




# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2V \text{ AND } 1.5V \pm 0.1V$




# Test S1 tpd Open tpLZ/tpZL 2 x V<sub>CC</sub> tPHZ/tpZH GND


# **Load Circuit**




Voltage Waveforms Setup and Hold Times



## Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms

### Notes:


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics:  $PRR \le 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_R \le 2.0 \text{ns}$ ,  $t_F \le 2.0 \text{ns}$ .

6


- D. The outputs are measured one at a time with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>
- F. tpzL and tpzH are the same as ten
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$




# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8V \pm 0.15V$




# $\begin{array}{c|c} \textbf{Test} & \textbf{S1} \\ & t_{pd} & \text{Open} \\ & t_{PLZ}/t_{PZL} & 2 \times V_{CC} \\ & t_{PHZ}/t_{PZH} & \text{GND} \\ \end{array}$




Voltage Waveforms Setup and Hold Times



## Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 2. Load Circuit and Voltage Waveforms

### Notes:


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics:  $PRR \le 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_R \le 2.0 \text{ns}$ ,  $t_F \le 2.0 \text{ns}$ .

7


- D. The outputs are measured one at a time with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>
- F. tpzL and tpzH are the same as ten
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$




# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5V \pm 0.2V$




# Test S1 tpd Open tpLZ/tpZL 2 x V<sub>CC</sub> tPHZ/tpZH GND




Voltage Waveforms Setup and Hold Times



## Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 3. Load Circuit and Voltage Waveforms

### **Notes:**


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50\Omega$ ,  $t_R \leq$  2.0ns,  $t_F \leq$  2.0ns.

8


- D. The outputs are measured one at a time with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>
- F. tpzL and tpzH are the same as ten
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$




# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3V \pm 0.3V$




# $\begin{array}{c|c} \textbf{Test} & \textbf{S1} \\ & t_{pd} & \text{Open} \\ & t_{PLZ}/t_{PZL} & 2 \times V_{CC} \\ & t_{PHZ}/t_{PZH} & \text{GND} \\ \end{array}$




Voltage Waveforms Setup and Hold Times



## Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 4. Load Circuit and Voltage Waveforms

### Notes:

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50\Omega$ ,  $t_R \leq$  2.0ns,  $t_F \leq$  2.0ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>
- F. tpzL and tpzH are the same as ten
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$